

Prime Computer, Inc.

ASSEMBLY Language Rev. 18






TABLE OF CONTENTS

Prime Macro Assembler 2
PMA Pseudo-Operations 2
PMA Error Diagnostics 9
Instruction Summary Charts 12
Data Structures 39
Processor Characteristics 47
Instruction Formats (S,R,V Modes) 56
Instruction Formats (I-Mode) 60
Addressing Mode Summaries and
Flow Charts (S,R,V Modes) 62
Notes 87

The Programmer's Companion is a new series of pocket-size quick-reference guides to Prime software products. Published and produced by Prime Computer Technical Publications, 500 Old Connecticut Path, Framingham, MA 01701.

Copyright © 1978, 1979 and 1980 by Prime Computer Inc.

The information contained in this document reflects the software as of Revision 16 and is subject to change without notice. Prime Computer, Inc. assumes no responsibility for errors that may appear in this document.

First Printing, August 1978
Second Printing, September 1979
Third Printing, March 1980

Credits

Research and copy Rosemary Shields	Design and production William Agush
Typesetting J L Associates	Printing and binding Mark-Burton

PRIME MACRO ASSEMBLER

**PMA treename [-option-1] [-option-2] . . .
[option-n]**

Invokes the PMA program For more information refer to the PMA Programmer's Guide

Option	Meaning
-INPUT treename	Input treename
-LISTING treename	Listing treename
-BINARY treename	Object file treename
-EXPLIST	Generates full assembly listing (overrides the pseudo-operation NLST), and forces listing file generation
-ERRLIST	Generates errors only listing and forces listing file generation
-XREFS	Omits from the listing symbols which have been defined but not used

PMA PSEUDO-OPERATIONS

How to use this listing

Type of pseudo op
AD = address definition
AC = assembly control
CA = conditional assembly
DD = data defining
LC = listing control
LI = literal control
LO = loader control
MD = macro definition
PL = program linking
SA = storage allocation
SD = symbol definition

Pseudo op format

[label] END address-expression **AC**

Terminates assembly of source program

Explanation of pseudo op along with information on parameters etc

ABS **AC**

Sets assembly and loading mode to absolute *Not in SEG or SEGR mode*

[label] AP address-expression [modifier] AD

Generates an argument pointer in the form used by the 64V/32I Procedure Call (PCL) instruction. Argument is an argument variable written in memory reference format. SEG/SEGR mode.

modifier

S Set argument store bit

SL Set argument store bit Last argument

*S Set argument store bit Argument is indirect

*SI Set argument store bit Argument is indirect and last

* Intermediate indirect argument

Intermediate argument

[label-1] $\left\{ \begin{array}{l} \text{BACK} \\ \text{BACK TO} \end{array} \right\}$ label-2 CA

Directs assembler to start assembly from label-2. Label 2 must precede this statement in the source text. Macros only.

[label] BCI $\left\{ \begin{array}{l} \text{string}' \\ \# \text{ string} \end{array} \right\}$ DD

Defines ASCII character strings by packing with specified ASCII characters two per word, starting with the most significant 8 bits.

[label] $\left\{ \begin{array}{l} \text{BSS} \\ \text{BES} \\ \text{BSZ} \end{array} \right\}$ expression SA

Allocates a block of words of the size specified in **expression** starting at the current location count. If there is a **label**, it is assigned to either the first word of the block (BSS and BSZ) or to the last word of the block (BES). For BSZ, all words within the block are set to zeros.

C64R AC

Directs assembler to flag any instructions and/or memory reference not compatible with 64R addressing mode.

[label] CALL symbol PL

In non-64V or 32I modes, CALL generates a JST to **symbol**, which is defined by the assembler as external. In 64V/32I mode, CALL generates a PCL instruction.

CENT symbol PL

Provides conditional ENT capability.

[label] COMM symbol [(size)], SA

Defines FORTRAN-compatible COMMON areas.

D16S		LO
Directs assembler and loader to use 16S mode		
D32R		LO
Directs assembler and loader to use 32R mode		
D32S		LO
Directs assembler and loader to use 32S mode		
D64R		LO
Directs assembler and loader to use 64R mode		
D64V		LO
Directs assembler and loader to use 64V mode		
D32I		LO
Directs assembler and loader to use 32I mode		
[label] DAC address-expression		AD
Generates a 16 bit pointer in S/R mode		
[label] DATA [(absolute expression 1)] absolute expression-2,		DD
Define expression-2 expression-1 times Expression 1 is assumed to be 1 if omitted		
DDM		LO
Directs the assembler and loader to use the default addressing mode		
[label] DEC decimal-integer-constant		DD
Defines decimal integers		
DUII absolute-expression-1 absolute-expression-2		LO
Triggers the loading of the UII package Expression-1 is a bit mask defining instruction sets the UII package emulates and expression 2 is a bit mask defining the hardware sets that must be present to execute the UII package		
bit number		
1-9	<i>Must be 0</i>	
10	Prime 500	
11	Prime 400	
12	Undefined	
13	Double precision floating point	
14	Single precision floating point	
15	Prime 300 only	
16	High speed arithmetic	

DYNAM [absolute-expression-1] [symbol [(absolute-expression-2)] [absolute-expression-3]]	SD
Declare stack relative symbols Expression-1 is the stack header size symbol is the name expression 2 is the number of words to allocate and expression-3 is the stack offset	
[label] ECB entry-point [link-base] displacement n arguments [stack-size] [keys]	PL
Generates an entry control block to define a procedure entry SEG/SEGR mode	
EJECT	LC
Causes the listing device to eject the page	
ELSF	CA
Reverses the condition set up by an IFxx statement until the matching ENDC statement is reached	
END	AC
Terminates assembly of the source program	
ENDC	CA
Defines the end of a conditional assembly area set up by an IFxx statement	
ENDM	MD
Terminates the assembly of a macro definition	
[label] ENT symbol-1 [symbol-2]	PL
Links subroutine entry points to external names used in CALL XAC or EXT statements in calling programs Symbol 01 is external name symbol-2 is internal name If symbol 2 is missing the internal name is assumed to be the same as the external name See also SUBR pseudo op	
symbol $\left. \begin{array}{l} \text{EQU expression [,symbol=expression]} \\ \text{EQU symbol expression,} \end{array} \right\}$	SD
Defines symbols whose value may not be changed during assembly (see SEI)	
[label] EXT symbol	SD
Identifies external symbol	
FERR	CA
Generates an F error	
[label] FIN	LI
Controls the placement of literal pools	

$\left. \begin{array}{l} \text{GO} \\ \text{GO TO} \end{array} \right\} \text{label} \quad \text{CA}$

Causes suspension of assembly of all subsequent statements until **label** is found *Macros only*

[label] HEX hexadecimal-constant, DD
 Defines **hexadecimal constant**

[label] IF absolute-expression statement CA

Provides ability to selectively assemble code on the basis of a test

$\left. \begin{array}{l} \text{IFM (minus)} \\ \text{IFP (plus)} \\ \text{IFZ (zero)} \\ \text{IFN (non-zero)} \end{array} \right\} \text{expression} \quad \text{CA}$

Sets specific text to control code assembly Continue assembly (to ENDS or ELSE) if **expression** test is true

[label] IP address-expression AD

Generates a 32 bit indirect point SEG/SEGR mode

LINK AC

Places subsequent code in the linkage frame *SEG/SEGR mode only*

LIR absolute-expression

Controls library program loading **Expression** is a bit mask defining instruction groups that are to trigger loading See DUII pseudo op for bit assignments

LIST LC

Causes all statements to be listed except those generated by a macro expansion

LSMD LC

Lists macro calls plus any data generated by macros

LSIM LC

Lists macro call statements plus all lines generated by the macro expansion including code and data values

label MAC noise words MD

Begins the definition of the macro named by the label

N64R LO

Informs the loader that the program is *not* to be loaded in 64R mode

NLSM		LC
Lists only the macro call <i>does not</i> list statements generated by macro expansion Ignored if <i>-EXPLIST</i> Command line option is specified		
NIST		LC
Inhibits listing of all subsequent statements until a <i>IIST</i> is encountered Ignored if <i>-EXPIIST</i> command line option is specified		
[label] OCT octal-constant,		DD
Defines octal integers		
[label] ORG address-expression		AC
Sets the assembler location count equal to the value of address-expression		
PCVH		LC
Directs the assembler to print symbol values in the cross reference in hexadecimal instead of octal		
PROC		AC
Places subsequent code in procedure segment <i>SEG/SEGR</i> mode		
REL		AC
Sets assembly and loading mode to relocatable <i>Not in SEG/SEGR mode</i>		
RLIT		LI
Directs the assembler to optimize literal allocation for relative addressing modes (<i>32R 64R 64V</i> and <i>32I</i> modes)		
[label] SAY ASCII-text string		MD
Cause the text string to be printed in the listing		
SCT absolute-expression		MD
Assembles selected code groups based on expression		
value	assembly condition	
0	Assemble from the <i>SCT</i> statement to the first % marker then skip to the <i>%/</i> line	
1	Skip to the first % marker assemble from there to the second % marker then skip to <i>//</i> marker	
n	Skip to the <i>n</i> th % marker if any assemble from there to marker <i>n+1</i> then skip to <i>//</i> marker If there is no <i>n</i> th% marker proceed as for <i>-n</i>	
-n	Skip to the <i>/2</i> marker if any and assemble from there to the next % marker then skip to the <i>%/</i> line If there is no <i>/2</i> marker skip to line	

- [label] SCTL expression-1 expression 2 MD**
 Assembles selected code groups based on comparison between expression-1 and the rest of the list. See SCT for expression values.
- SDM absolute expression LO**
 Directs the loader to set its default addressing mode to **expression**.
- | | |
|-------------------|----------|
| expression | |
| 0 | 16S mode |
| 1 | 32S mode |
| 2 | 64R mode |
| 3 | 32R mode |
- SEG AC**
 Directs the assembler to create a 64V segmented mode assembly module.
- SFGR**
 Directs the assembler to create a 32I assembly module.
- [label] SETB start address size LO**
 Specifies the start address and the size of a base area for out of range indirect address links.
- [label] SUBR symbol PL**
 Links entry points to external names used in CALL, XAC or FXT. Synonymous with ENT pseudo-op.
- [symbol] SET { expression [symbol expression] symbol=expression SD**
- Defines symbols whose values may be redefined during assembly.
- [label] VFD absolute-expression-1 absolute-expression 2 DD**
 Permits 16 bit words to be formed in subfields of varying length by pairs of constants. The first expression gives the subfield size, the second gives the value.
- [label] XAC symbol AD**
 Generates a 16 bit pointer to the external **symbol**.
- [symbol] XSET { expression [symbol expression] symbol expression SD**
- Same as SET but symbols are not listed in the cross reference listing.

PMA ERROR MESSAGES

C00	INSTRUCTION IMPROPERLY TERMINATED
F00	ILLEGAL TERMINATOR ON ARGUMENT = EXPRESSION
F01	UNRECOGNIZED OPERATOR IN EXPRESSION
F02	FALSE PSEUDO OP ENCOUNTERED
F03	OPERAND FIELD EMPTY OPERAND REQUIRED
G00	GO TO OR BACK TO USED OUTSIDE OF MACRO OR ARGUMENT IS NOT SYMBOL
G01	END/ENDM PSEUDO OP IS WITHIN GO TO OR BACK TO SKIP AREA
I00	TAG MODIFIER ILLEGAL ON GENERIC IO OR SHIFT INSTRUCTION
I01	TAG MODIFIED NOT PERMITTED ON 32I MODE FIELD INSTRUCTION
I03	CAN'T MAKE THIS INSTRUCTION SHORT (#)
I04	ILLEGAL TAG, MODIFIED FIELD ON 64V MODE 1DX CLASS INSTRUCTION
I05	TAG MODIFIED NOT PERMITTED ON 64V MODE BRANCH INSTRUCTION
I06	ILLEGAL INDIRECT OR INDEX SPECIFICATION WITH COMMON EXTERNAL SYMBOL
I07	INDEX SPECIFIED INVALID WITH AP/IP PSEUDO OP
I08	TAG MODIFIED FIELD NOT PERMITTED ON 32I MODE BRANCH INSTRUCTION
L00	IMPROPER LABEL (CONSTANT OR TERMINATOR IN LABEL FIELD)
L01	EXTERNAL VARIABLE DISALLOWED IN 111LR AL
L02	ILLEGAL ARGUMENT IN EQU SET OR XSET
M00	SYMBOL MULTIPLY DEFINED
N00	END STATEMENT ENCOUNTERED WITHIN MACRO OR II
O00	UNRECOGNIZED OPCODE OR IP ONLY OPCODE IN NON 32I MODE
O01	THIS MEMORY REFERENCE INSTRUCTION ONLY PERMITTED IN 64V MODE
O02	THIS MEMORY REFERENCE INSTRUCTION ONLY PERMITTED IN S/R MODE
P00	MISMATCHED PARENTHESIS
Q00	AP ONLY PERMITTED IN 64V/32I MODE
Q01	IP ONLY PERMITTED IN 64V/32I MODE
Q02	ENDM PSEUDO OP DISALLOWED OUTSIDE OF MACRO DEFINITION
R00	ARITHMETIC STACK OVERFLOW REDUCE THE COMPLEXITY OF THE EXPRESSION AND TRY AGAIN
R01	MULTIPLY DEFINED MACRO OR MACRO NAME FIELD EMPTY
S00	INSTRUCTION REQUIRES DISCRETIONIZATION (LOAD MODE)

- S01:** INDIRECT DISALLOWED IN C64R MODE
- S02:** 64V INSTRUCTION DISALLOWED IN C64R MODE
- T00:** SYNTAX ERROR IN 32I MODE TAG MODIFIED FIELD
- U00:** UNDEFINED SYMBOL IN ADDRESS LIST OR EXPRESSION
- U01:** UNDEFINED SYMBOL IN 60RC OR 65FTB
- V01:** CONTENTS OF BIT FIELD OUT OF RANGE
- V02:** UNRECOGNIZED OPERATOR IN EXPRESSION
- V03:** FUNCTION CODE OR DEVICE ADDRESS OUT OF RANGE IN I/O INSTRUCTION
- V04:** SHIFT COUNT OUT OF RANGE IN SHIFT INSTRUCTION
- V05:** NO COMMA FOLLOWS FAR SPECIFICATION IN FIELD ADDRESS INSTRUCTION
- V06:** NO COMMA FOLLOWS REGISTER # IN 32I MODE REGISTER GENERIC
- V07:** NO COMMA FOLLOWS REGISTER # IN 32I MODE FLOATING PT REGISTER GENERIC
- V08:** NO COMMA FOLLOWS REGISTER # IN 32I MODE BIT TEST INSTRUCTION
- V09:** NO COMMA FOLLOWS BIT # IN 32I MODE BIT TEST INSTRUCTION
- V10:** BAD LIMITER IN 32I MODE CIPHER REGISTER MEMORY REFERENCE INSTRUCTION
- V11:** BAD LIMITER IN 32I MODE SHIFT INSTRUCTION
- V12:** BAD SHIFT COUNT IN 32I MODE SHIFT INSTRUCTION
- V13:** ILLEGAL TAG MODIFIED FIELD FOR 32I MODE SHIFT INSTRUCTION
- V14:** BAD LIMITER FOLLOWS REGISTER # IN 32I MODE PIO INSTRUCTION
- V15:** LABEL REQUIRED ON DEB/DIV PSEUDO OP
- V16:** OPEN PARENTHESIS MISSING ON DEB/DIV ARGUMENT
- V17:** CLOSE PARENTHESIS MISSING ON DEB/DIV ARGUMENT
- V18:** LABEL REQUIRED ON IF1 IF2 IF3 IF4 PSEUDO OP
- V19:** SYMBOL NOT FOUND IN IF1 IF2 IF3 IF4 PSEUDO OP
- V20:** ABS/REL PSEUDO OP ILLEGAL IN SIC/SECR MODE
- V21:** SEG/SECR PSEUDO OP SPECIFIED AFTER CODE HAS BEEN GENERATED
- V22:** PROC/LINK SPECIFICATION ONLY ALLOWED IN SEG/SECR MODE
- V23:** FIELD OUT OF RANGE IN DDM PSEUDO OP
- V24:** ILLEGAL ARGUMENT FOLLOWS EX1 PSEUDO OP
- V25:** END PSEUDO OP ENCOUNTERED WITHIN MACRO
- V26:** SYNTAX ERROR IN DYMN PSEUDO OP ARGUMENT(S)
- V27:** ILLEGAL ARGUMENT FOLLOWS SUB/END PSEUDO OP

-
- V28: 16 BITS NOT DEFINED BY VFD PSEUDO-OP (UNDEFINED BITS SET TO 0)
- V29: OPERAND MISSING OR UNRECOGNIZED OPERATOR IN EXPRESSION
- V30: UNTERMINATED CHARACTER STRING
- V31: VALUE OVERFLOW IN FLOATING POINT NORMALIZE
- V32: VALUE OVERFLOW IN FLOATING POINT (RE-) NORMALIZE
- V33: SIGNIFICANCE LOST IN SCALED BINARY DATUM
- V34: FLOATING POINT VALUE OUT OF RANGE
- V35: 'BCI' PSEUDO-OP REPEAT COUNT ERROR
- V36: ILLEGAL SYMBOL TYPE IN 'BCI' REPEAT COUNT SPECIFICATION
- V37: 'CALL' PSEUDO-OP FOLLOWED BY CONSTANT OR TERMINATOR
- V38: BAD ADDRESS FIELD FOLLOWING 'COMN' PSEUDO-OP
- V39: ILLEGAL REPEAT COUNT IN DATA DEFINITION PSEUDO-OP
- V40: ILLEGAL ARGUMENT FOLLOW DEC/OCT PSEUDO-OP
- V41: RLIT SPECIFIED AFTER CODE HAS BEEN GENERATED
- V42: WCS ENTRANCE OUT OF RANGE — MUST BE 0-63
- V43: SYML NOT PERMITTED AFTER CODE HAS BEEN GENERATED
- V44: SYML ONLY PERMITTED IN SEG/SEGR MODE
- X00: 32I MODE REGISTER SPECIFICATION ERROR
- Y00: PHASE ERROR — THE VALUE OF THE SYMBOL DEFINED ABOVE DIFFERS BETWEEN PASS 1 AND PASS 2
- Z00: ILLEGAL ABSOLUTE REFERENCE IN SEG/SEGR MODE
- Z01: ABSOLUTE REFERENCE OUTSIDE OF 0-7 DISALLOWED IN SEG
- Z02: ABSOLUTE REFERENCE IN AP/IP DISALLOWED
- Z03: ONLY 1 EXTERNAL NAME IS ALLOWED WITHIN AN EXPRESSION
- Z04: THE MODE ASSOCIATED WITH THE RESULT OF THE EXPRESSION IS ILLEGAL WITH SPECIFIED INSTRUCTION
- Z05: THE RESULTANT MODE OF THIS EXPRESSION IS ILLEGAL WHEN USED WITH THE SPECIFIED OPCODE OR PSEUDO-OP
- Z06: MORE THAN 1 OPERAND IS NON ABS/REL OR THE RIGHT-HAND OPERAND IS NON ABS/REL
- Z07: AN EXTERNAL NAME IS NOT PERMITTED
- Z08: NON-16-BIT INTEGER IS ILLEGAL IN AN EXPRESSION

INSTRUCTION SUMMARY

This chart contains a complete list of instructions for the Prime 100 through 500. Each instruction is followed by its octal code, format, function information on addressing mode and hardware availability, and a one line description of the instruction.

The columns in the list are as follows:

R	RESTRICTIONS
	blank regular instruction
R	instruction causes a restricted mode fault if executed in other than right 0
P	instruction may cause a fault depending on address
W	writable control store instruction may be programmed in wcs to cause a fault
M	Machine specific — use only on specified CPU. Usually an instruction reserved for operating system such as EPM]
MNEM	a mnemonic name recognized by the assembler PMA
OPCODE	Octal operation code of the instruction. The codes are indented so that I/O instructions are isolated from generics, and the memory reference and register instructions of the P500 are sorted apart from the MR instructions of the P100/400.
RI	Register (R) and Immediate (I) forms available (P500 memory reference instructions only). Y = YES, N = NO
FORM	Format of instruction
	MNEMONIC DEFINITION
	GEN Generic
	AP Address Pointer
	BRAN Branch
	IBRN I-mode Branch
	CHAR Character
	DECI Decimal
	PIO Programmed I/O
	SHFI Shift
	MR Memory Reference — non I mode
	MRFR Memory Reference — Floating Register
	MRNR Memory Reference — Non Register
	RGLN Register Generic

FUNC	Function of instruction
	MNEMONIC DEFINITION
	ADMOD Addressing Mode
	BRAN Branch
	CHAR Character
	CLEAR Clear field
	DECI Decimal Arithmetic
	FIELD Field Register
	FLOAT Floating Point Arithmetic
	INT Integer
	INTGY Integrity
	IO Input/Output
	KEYS Keys
	LOGIC Logical Operations
	LTSTS Logical Test and Set
	MCTL Machine Control
	MOVE Move
	PCTLJ Program Control and Jump
	PRCEX Process Exchange
	QUEUE Queue Control
	SHIFT Register Shift
	SKIP Skip
MODL	Addressing modes in which instruction functions as defined
	S Sected
	R Relative
	V 64V (P400-P500)
	I 32I (P500)
1 2 3	How instruction is implemented
Column	1 Prime 100 200 300 series
	2 = Prime 400 series
	3 = Prime 500 series
	Codes are
	— Not implemented <i>Do not use this mnemonic on this CPU</i>
	H Implemented by standard hardware
	O Implemented by hardware option or UII library if <i>option is not present</i>
	U Implemented by UII library
	A UII on 100 200 hardware on 300
	B <i>Optional on 100 200 hardware on 300</i>
	C Not implemented on 100 <i>optional on 200 300</i>
	D UII on 100 <i>optional on 200 300</i>
	E <i>Not implemented on 100 hardware on 200 300</i>
	F Not implemented on 100 200 <i>hardware on 300</i>
	G Not implemented on 100 <i>optional on 200 hardware on 300</i>

-
- C** How instruction affects C and I bits codes are
- C and I are unchanged
 - 1** C = unchanged, L = carry
 - 2** C = overflow status, L = carry
 - 3** C = overflow status, L = unspecified
 - 4** C = status extension L = unspecified
 - 5** C = result, L = unspecified
 - 6** C = unspecified L = unspecified
 - 7** C = loaded by instruction I = loaded by instruction
- CC** How instruction affects condition codes codes are
- condition codes are not altered
 - 1** condition codes are set to reflect the result of arithmetic operation or compare
 - 4** condition codes are set to reflect result of branch, compare or logicize operand state
 - 5** condition codes are indeterminant
 - 6** condition codes are loaded by instruction
 - 7** special results are shown in condition codes for this instruction

DESCRIPTION a brief description of the instruction

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	A			MEM	INT				H			Add Fullword
	A1A	141206		GEN	INT	SRV	H	H	H	2	1	Add One to A
	A2A	10		CF	INT	SRV	H	H	H		1	Add Two to A
	ABQ	141716		AP	QUEUE	V	—	H	H	—	7	Add to Bottom of Queue
	ABQ	134		AI	QUEUE				H			Add to Bottom of Queue
	ACA	141216		GEN	INT	SRV	H	H	H	2	1	Add C-Bit to A
	ADD	06		MEM	INT	S	F	H	H		1	Add
	ADL	06 03		MR	INT	V	—	H	H	2	1	Add Long
	ADLI	4 000		CFN	INT	V	—	H	H		1	Add Link Bit to L
	ADLR	014		RGEN	INT	I	—	—	H	2	1	Add Link to R
	AH		YY	MEM	INT	I			H		1	Add Halfword
	ALFA 0	001301		GEN	FIELD	V	—	H	H	6	5	Add L to Field Address
	ALFA 1	001311		CFN	FIELD	V		H	H	6		Add L to Field Address
	ALL	0414XX		SHFT	SHIFT	SRV	H	H	H	4	—	A Left Logical
	AIR	0416XX		SHFT	SHIFT	SRV	H	F	H			A Left Rotate
	ALS	0415XX		SHFT	SHIFT	SRV	H	H	H	2	—	A Left Shift
	ANA	0		MEM	LOGIC	SRV	H	H	H	—	—	AND
	ANL	03 03		MR	LOGIC	V	—	H	H	—	—	AND Long
	ARFA 0	161		CFN	FIELD	I			H			Add R to Field Address
	ARFA 1	171		RGEN	FIELD	I	—	—	H	6	—	Add R to Field Address
	ARGT	000605		CFN	PCTI]	VI	—	H	H	6	5	Argument Transfer

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	ARL	0404X\		SHI 1	SHIF 1	SRV	H	H	H	4	—	A Right Logical
	ARR	0406XX		SHF 1	SHIFT	SRV	H	H	H	4	—	A Right Rotate
	ARS	0405X\		SHI 1	SHI 1	SRV	H	H	H	4	—	A Right Shift
	ATQ	141717		AP	QUEUE	V	—	H	H	—	7	Add to Top of Queue
	ATQ	135		AP	QUEUI	I	—	—	H	—	7	Add to Top of Queue
	BCEQ	141602		BRAN	BRAN	VI	—	H	H	—	—	Branch if CC = 0
	BCGE	141605		BRAN	BRAN	VI	—	H	H	—	—	Branch if CC ≥ 0
	BCGT	141601		BRAN	BRAN	VI	—	H	H	—	—	Branch if CC > 0
	BCLE	141600		BRAN	BRAN	VI	—	H	H	—	—	Branch if CC ≤ 0
	BCLT	141604		BRAN	BRAN	VI	—	H	H	—	—	Branch if CC < 0
	BCNE	141603		BRAN	BRAN	VI	—	H	H	—	—	Branch if CC •NE• 0
	BCR	141705		BRAN	BRAN	VI	—	H	H	—	—	Branch if C-Bit = 0
	BCS	141704		BRAN	BRAN	VI	—	H	H	—	—	Branch if C-Bit = 1
	BDX	140734		BRAN	BRAN	V	—	H	H	—	—	Decrement X and branch if X •NE• 0
	BDY	140724		BRAN	BRAN	V	—	H	H	—	—	Decrement Y and branch if Y •NE• 0
	BEQ	140612		BRAN	BRAN	V	—	H	H	—	4	Branch if A = 0
	BFEQ	141612		BRAN	BRAN	V	—	H	H	—	4	Branch if F = 0
	BFEQ	122		IBRN	BRAN	I	—	—	H	—	4	Branch if F = 0
	BFGF	141615		BRAN	BRAN	V	—	H	H	—	4	Branch if F = 0
	BFGF	125		IBRN	BRAN	I	—	—	H	—	4	Branch if F ≥ 0
	BFGT	141611		BRAN	BRAN	V	—	H	H	—	4	Branch if F > 0

BFGT	121	IBRN	BRAN	I	—	—	H	—	4	Branch if $F > 0$
BFLE	111010	BRAN	BRAN	V		H	H	—	4	Branch if $F \leq 0$
BFLE	120	IBRN	BRAN	I	—	—	H	—	4	Branch if $F \leq 0$
BFIT	141014	BRAN	BRAN	V	—	H	H	—	4	Branch if $F = 0$
BFLT	124	IBRN	BRAN	I	—	—	H	—	4	Branch if $F < 0$
BFNE	141013	BRAN	BRAN	V	—	H	H	—	4	Branch if $F \bullet NE \bullet 0$
BFNE	123	IBRN	BRAN	I	—	—	H	—	4	Branch if $F \bullet NE \bullet 0$
BGL	110015	BRAN	BRAN	V	—	H	H	—	4	Branch if $A = 0$
BGT	140611	BRAN	BRAN	V	—	H	H	—	4	Branch if $A > 0$
BHD1	114	IBRN	BRAN	I	—	—	H	—	—	Decrement H by One Branch if $H \bullet NE \bullet 0$
BHD2	145	IBRN	BRAN	I	—	—	H	—	—	Decrement H by Two Branch if $H \bullet NE \bullet 0$
BHD4	146	IBRN	BRAN	I	—		H	—	—	Decrement H by Four Branch if $H \bullet NI \bullet 0$
BHEQ	112	IBRN	BRAN	I	—	—	H	—	4	Branch if $H = 0$
BHGE	105	IBRN	BRAN	I	—	—	H	—	4	Branch if $H > 0$
BHGT	111	IBRN	BRAN	I	—	—	H	—	4	Branch if $H > 0$
BHI1	140	IBRN	BRAN	I	—		H	—	—	Increment H by One Branch if $H \bullet NE \bullet 0$
BHI2	141	IBRN	BRAN	I	—	—	H	—	—	Increment H by Two, Branch if $H \bullet NE \bullet 0$
BHI4	14	IBRN	BRAN	I	—	—	H	—	—	Increment H by One Branch if $H \bullet NE \bullet 0$
BHLE	110	IBRN	BRAN	I	—	—	H	—	4	Branch if $H \leq 0$
BHI1	101	IBRN	BRAN	I	—	—	H	—	4	Branch if $H = 0$
BHNE	113	IBRN	BRAN	I	—	—	H	—	4	Branch if H is not equal to 0
BIX	141334	BRAN	BRAN	V	—	H	H	—	—	Increment X and Branch if $X \bullet NE \bullet 0$

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	BIY	141324		BRAN	BRAN	V		H	H	-	-	Increment Y and Branch if Y \bullet NE \bullet 0
	BLE	140610		BRAN	BRAN	V	-	H	H	-	4	Branch if A \leq 0
	BLEQ	140702		BRAN	BRAN	V	-	H	H	-	1	Branch if L = 0
	BLGE	140615		BRAN	BRAN	V	-	H	H	-	4	Branch is L \geq 0
	BLGT	140701		BRAN	BRAN	V	-	H	H	-	1	Branch if L > 0
	BLLE	140700		BRAN	BRAN	V	-	H	H	-	4	Branch if L \leq 0
	BLLT	140614		BRAN	BRAN	V	-	H	H	-	1	Branch if L = 0
	BLNE	140703		BRAN	BRAN	V	-	H	H	-	4	Branch if L \bullet NE \bullet 0
	BLR	141707		BRAN	BRAN	VI	-	H	H	-	-	Branch if L-Bit = 0
	BLS	141706		BRAN	BRAN	VI	-	H	H	-	-	Branch if L-Bit = 1 (Set)
	BLT	140611		BRAN	BRAN	V	-	H	H	-	1	Branch if A < 0
	BMEQ	141602		BRAN	BRAN	VI	-	H	H	-	-	Branch if Magnitude = 0
	BMGE	141706		BRAN	BRAN	VI	-	H	H	-	-	Branch if Magnitude is \geq 0
	BMGT	141710		BRAN	BRAN	VI	-	H	H	-	-	Branch if Magnitude is > 0
	BMLE	141711		BRAN	BRAN	VI	-	H	H	-	-	Branch if Magnitude is < 0
	BMLT	141707		BRAN	BRAN	VI	-	H	H	-	-	Branch if Magnitude is < 0
	BMNE	141603		BRAN	BRAN	VI	-	H	H	-	-	Branch if Magnitude is \bullet NE \bullet 0
	BNE	140613		BRAN	BRAN	V	-	H	H	-	4	Branch if A \bullet NE \bullet 0
	BRBR	040 077		IBRN	BRAN	I	-	-	H	-	-	Branch if R bit n = 0
	BRBS	000-037		IBRN	BRAN	I	-	-	H	-	-	Branch if R bit n = 1
	BRD1	134		IBRN	BRAN	I	-	-	H	-	-	Decrement R by One; Branch if R \bullet NE \bullet 0

	BRD2	135		IBRN	BRAN	I	—	—	H	—	—	Decrement R by Two, Branch if R •NE• 0	
	BRD4	136		IBRN	BRAN	I	—	—	H	—	—	Decrement R by Four Branch if R •NL• 0	
	BREQ	102		IBRN	BRAN	I	—	—	H	—	4	Branch if R = 0	
	BRGL	105		IBRN	BRAN	I	—	—	H	—	1	Branch if R = 0	
	BRGT	101		IBRN	BRAN	I	—	—	H	—	4	Branch if R > 0	
	BRI1	130		IBRN	BRAN	I	—	—	H	—	—	Increment R by one and branch if •NE• 0	
	BRI2	131		IBRN	BRAN	I	—	—	H	—	—	Increment R by 2 and branch if •NE• 0	
	BRI4	132		IBRN	BRAN	I	—	—	H	—	—	Increment R by 4 and branch if •NE• 0	
	BRLE	100		IBRN	BRAN	I	—	—	H	—	4	Branch if R ≤ 0	
	BRLT	104		IBRN	BRAN	I	—	—	H	—	4	Branch if R = 0	
	BRNE	103		IBRN	BRAN	I	—	—	H	—	4	Branch if R •NE• 0	
	C	61	YY	MRGR	INI	I			H	1	1	Compare Fullword	
R	CAI	000411		GEN	IO	SRVI	H	H	H	—	—	Clear Active Interrupt	
	CAL	141050		GEN	CLFAR	SRV	H	H	H	—	—	Clear A Left	
	CALF	000705		AP	PCTLJ	VI	—	H	H	6	5	Call Fault Handler	
	CAR	141041		GEN	CHAR	SRV	H	H	H	—	—	Clear A Right Byte	
	CAS	11		MR	SKIP	SRV	H	H	H	1	1	Compare A and Skip	
	CAZ	140214		GEN	SKIP	SRV	H	H	H	1	1	Compare A with Zero	
	CEA	000111		GEN	PCTLJ	SR	H	H	H	—	—	Compute Effective Address	
	CGI	001511		GEN	BRAN	V			H	H	6	5	Computed GOTO
	CGT	026		RGEN	BRAN	I	—	—	H	—	7	Computed GOTO	
	CH	71	YY	MRGR	INI	I	—	—	H	1	1	Compare Halfword	

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	CHS	140024		GEN	INT	SRV	H	H	H	—	—	Change Sign
	CHS	040		RGEN	INT	I	—	—	H	—	—	Change Sign
	CLS	11 03		MR	LOGIC	V	—	H	H	1	1	Compare L and Skip
	CMA	140401		GEN	LOGIC	SRV	H	H	H	—	—	Complement A
	CMH	045		RGEN	LOGIC	I	—	—	H	—	—	Complement H
	CMR	44		RGEN	LOGIC	I	—	—	H	—	—	Complement R
	CR	056		RGEN	CLEAR	I	—	—	H	—	—	Clear
	CRA	140040		GEN	CLEAR	SRV	H	H	H	—	—	Clear A
	CRB	110015		GEN	CLEAR	SRV	H	H	H	—	—	Clear B
	CRBL	062		RGEN	CLEAR	I	—	—	H	—	—	Clear High Byte 1 Left
	CRBR	063		RGEN	CLEAR	I	—	—	H	—	—	Clear High Byte 2 Right
	CRE	141404		GEN	CLEAR	V	—	H	H	—	—	Clear E
	CREP	10 02		MR	PCALL	R	A	H	H	—	—	Call Recursive Entry Procedure
	CRHL	054		RGEN	CLEAR	I	—	—	H	—	—	Clear Left Half Register
	CRHR	055		RGEN	CLEAR	I	—	—	H	—	—	Clear Right Half Register
	CRL	140010		GEN	CLEAR	SRV	H	H	H	—	—	Clear L
	CRLE	111 10		GEN	CLEAR	V	—	H	H	—	—	Clear L and E
	CSA	140320		GEN	MOVF	SRV	H	H	H	5	—	Copy Sign of A
	CSR	041		RGEN	MOVF	I	—	—	H	5	—	Copy Sign of R
R	CXCS	001714		GEN	MCTI	VI	—	H	H	6	5	Control Extended Control Store
	D	62	YY	MRGR	INT	I	—	—	H	3	5	Divide Fullword

DAD	06		MR	INI	SR	B	H	H	2	1	Double Add
DBI	000007		GIN	INI	SR	H	H	H	—	—	Inter Double Precision Mode
DBLE	106		RGIN	FIPT	I	—	—	H	—	—	Convert Single to Double Float
DF A	15 17	YY	MKFK	FIPI	I	—	—	H	3	3	Double Floating Add
DFAD	06 02		MR	FIPT	RV	A	H	H	3	5	Double Floating Add
DFC	05 07	YY	MRI R	FIPI	I	—	—	H	—	1	Double Floating Compare
DFCM	140574		GIN	FIPT	RV	C	H	H	3	5	Double Floating Complement
DFCM	111		KGIN	FIPI	I	—	—	H	3	—	Double Floating Complement
DFCS	11 02		MR	FIPT	RV	A	H	H	6	5	Double Floating Compare and Skip
DFD	31 33	YY	MRI R	FIPT	I	—	—	H	3	3	Double Floating Divide
DFDV	17 02		MR	FIPI	RV	D	H	H	3	5	Double Floating Divide
DH	01 03	YY	MKFK	FIPI	I	—	—	H	—	—	Double Floating Load
DFLD	02 02		MR	FIPI	RV	A	H	H	—	—	Double Floating Load
DFLX	15 09		MR	FIPI	V	—	H	H	—	—	Load Double Floating Index
DFM	25 27	YY	MRI R	FIPI	I	—	—	H	3	5	Double Floating Multiply
DFMP	16 09		MK	FIPI	RV	D	H	H	3	5	Double Floating Multiply
DFS	21 23	YY	MRI R	FLPT	I	—	—	H	3	5	Double Floating Subtract
DFSB	0 02		MR	FIPT	RV	A	H	H	3	5	Double Floating Subtract
DFST	11 13	NN	MRI R	FIPT	I	—	—	H	—	—	Double Floating Store
DFSI	01 09		MK	FIPI	RV	A	H	H	—	—	Double Floating Store
DH	72	YY	MRC R	INI	I	—	—	H	3	5	Divide Halfword
DH1	130		RGIN	INI	I	—	—	H	2	1	Decrement H by 1

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	DH2	131		RGFN	INT	I	—	—	H	—	1	Decrement H by 2
	DIV	17		MR	INT	V	—	H	H	3	5	Divide
	DIV	17		MR	INT	SR	B	H	H	3	5	Divide
	DLD	02		MR	MOVE	SR	B	H	H	—	—	Double Load
	DM	60	NN	MRNR	INT	I	—	—	H	—	1	Decrement Fullword
	DMH	70	NN	MRNR	INT	I	—	—	H	—	1	Decrement Halfword
	DR1	124		RGEN	INT	I	—	—	H	2	1	Decrement R by One
	DR2	125		RGEN	INT	I	—	—	H	2	1	Decrement R by Two
	DRX	140210		GLN	SKIP	SRV	H	H	H	—	—	Decrement and Replace X
	DSB	07		MR	INT	SR	B	H	H	2	1	Double Subtract
	DST	04		MR	MOVF	SR	B	H	H	—	—	Double Store
	DVL	17 03		MR	INT	V	—	H	H	3	5	Divide Long
	E16S	000011		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 16S Mode
	E32I	001010		GEN	ADMOD	SRVI	—	—	H	—	—	Enter 32I Mode
	E32R	001013		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 32R Mode
	E32S	000013		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 32S Mode
	E64R	001011		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 64R Mode
	E64V	000010		GEN	ADMOD	SRVI	—	H	H	—	—	Enter 64V Mode
	EAA	01 01		MR	MOVF	R	A	H	H	—	—	Effective Address to A
	EAFA 0	001300		AP	FIELD	VI	—	H	H	—	—	Effective Address to Field Address Register 0

EAFB 1	001310		AP	HHH	VI	-	H	H	-	-	Effective Address to Field Address Register 1
EAL	01 01		MR	PCTHJ	V	-	H	H	-	-	Effective Address to L
EALB	12	NN	MRNR	PCHHJ	I	-		H	-	-	Effective Address to LB
EALB	13 02		MR	PCTHJ	V	-	H	H	-	-	Effective Address to LB
EAR	63	NN	MRGR	PCTHJ	I	-	-	H	-	-	Effective Address to R
EAXB	52	NN	MRNR	PCTHJ	I	-	-	H	-	-	Effective Address to XB
EAXB	12 02		MR	PCHHJ	V	-	H	H	-	-	Effective Address to XB
R EIO	34	NN	MRGR	IO	I	-	-	H	-	7	Execute I/O
R EIO	14 01		MR	IO	V	-	H	H	-	7	Execute I/O
R EMCM	000503		GEN	INFGY	SRVI	E	H	H	-	-	Enter Machine Check Mode
R ENB	000401		GEN	IO	SRVI	H	H	H	-	-	Enable Interrupts
ENTR	01 03		MR	PCTHJ	R	A	H	H	-	-	Enter Recursive Procedure Stack
EPMJ	000217		MR	MCTH	SR	H	-	-	-	-	Enter Paging Mode and Jump
R EPMX	000237		MR	MCTH	SR	H	-	-	-	-	Enter Paging Mode and Jump to XCS
ERA	05		MR	LOGIC	SRV	H	H	H	-	-	Exclusive OR to A
ERL	05 03		MR	LOGIC	V	-	H	H	-	-	Exclusive OR to L
R ERMJ	000701		MR	MCTH	SR	H	-	-	-	-	Enter Restricted Execution Mode and Jump
R ERMX	000721		MR	MCTH	SR	H	-	-	-	-	Enter Restricted Execution Mode and Jump to WCS
R ESIM	000415		GEN	IO	SRVI	H	H	H	-	-	Enter Standard Interrupt Mode

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
R	EVIM	000417		C FN	IO	SRVI	H	H	H	—	—	Enter Vectored Interrupt Mode
R	EVMJ	000703		MR	MCTI	SR	I	—	—	—	—	Enter Vectored Mode and Jump
R	EVMX	000723		MR	MCTI	SR	I	—	—	—	—	Enter Virtual Mode and Jump to WCS
	FA	14 16	YY	MRFR	FLPT	I	—	—	H	3	5	Floating Add
	FAD	06 01		MR	FIP1	RV	A	H	H	3	5	Floating Add
	FC	04 06	YY	MRFR	FLPT	I	—	—	H	—	1	Floating Compare
	FCM	140530		C FN	FIP1	RV	C	H	H	3	5	Floating Complement
	FCM	100		RGEN	FLPT	I	—	—	H	3	5	Floating Complement
	FCS	11 01		MR	FIP1	RV	A	H	H	6	5	Floating Compare and Skip
	FD	30 32	YY	MRFR	FLPT	I	—	—	H	3	5	Floating Divide
	FDBL	110016		GEN	FIP1	V	—	H	H	—	—	Convert Single to Double Float
	FDV	17 01		MR	FLPT	RV	D	H	H	3	5	Floating Divide
	FL	00 02	YY	MRI R	FIP1	I	—	—	H	—	—	Floating Load
	FLD	02 01		MR	FIP1	RV	A	H	H	—	—	Floating Load
	FLOT	140550		C FN	FIP1	R	C	H	H	3	5	Convert 31-Bit Integer to Float
	FLT	105 115		RGEN	FIP1	I	—	—	H	3	5	Convert Integer to Floating
	FLTA	140532		C FN	FIP1	V	—	H	H	3	5	Convert Integer to Floating
	FLTH	102 112		RGEN	ILPT	I	—	—	H	3	5	Convert Halfword to Floating
	FLTL	140535		C FN	FIP1	V	—	H	H	3	5	Convert Long Integer to Floating
	FLX	15 01		MR	FIP1	RV	A	H	H	—	—	Load Double Word Index
	FM	24 26	YY	MRFR	FLP1	I	—	—	H	3	5	Floating Multiply

	FMP	16_01		MR	HP1	RV	D	H	H	3	5	Floating Multiply
	FRN	140534		CIN	HP1	RV	D	H	H	3	5	Floating Round
	FRN	107		RGIN	HP1	I	—	—	H	3	5	Floating Round
	FS	20_2	YY	MKIK	HP1	I	—	—	H	3	5	Floating Subtract
	FSB	07_01		MR	FIP1	RV	A	H	H	3	5	Floating Subtract
	FSGT	140515		CIN	HP1	RV	C	H	H	—	—	Floating Skip if 0
	FSLE	140514		GIN	HP1	RV	C	H	H	—	—	Floating Skip < 0
	FSMI	140_12		CIN	HP1	RV	C	H	H	—	—	Floating Skip if Minus
	FSNZ	140511		GLN	HP1	RV	C	H	H	—	—	Floating Skip if Not Zero
	FSPL	140_13		GIN	HP1	RV	C	H	H	—	—	Floating Skip if Plus
	FST	10_12	NN	MRIR	FIP1	I	—	—	H	3	—	Floating Store
	FSI	04_01		MR	HP1	RV	A	H	H	3	—	Floating Store
	FSZE	140510		GEN	FLP1	RV	C	H	H	—	—	Floating Skip if Zero
R	HLT	000000		CIN	MOH	SRVI	H	H	H	—	—	Halt
	I	41	YN	MRGR	MOVF	I	—	—	H	—	—	Interchange Register and Memory-Fullword
	IAB	000_01		CIN	MOVI	SRV	H	H	H	—	—	Interchange A and B
	ICA	141340		GFN	MOVF	SRV	H	H	H	—	—	Interchange Characters in A
	ICBI	065		RCIN	MOVI	I	—	—	H	—	—	Interchange Bytes and Clear Left
	ICBR	066		RGIN	MOVI	I	—	—	H	—	—	Interchange Bytes and Clear Right
	ICHI	060		RCIN	MOVI	I	—	—	H	—	—	Interchange Halves and Clear Left
	ICHR	061		RCIN	MOVE	I	—	—	H	—	—	Interchange Halves and Clear Right

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	ICL	141140		GEN	MOVI	SRV	H	H	H	—	—	Interchange and Clear Left
	ICR	141240		GEN	MOVE	SRV	H	H	H	—	—	Interchange and Clear Right
	IH	11	YN	MIRGR	MOVI	I	—	—	H	—	—	Interchange Register and Memory Halfword
	IH1	126		RGEN	INT	I	—	—	H	2	1	Increment by One
	IH2	127		RGEN	INT	I	—	—	H	—	1	Increment by Two
	ILE	141414		GEN	MOVF	V	—	H	H	—	—	Interchange L and E
	IM	40	NN	MRNR	INT	I	—	—	H	—	1	Increment Fullword
	IMA	13		MR	MOVE	SRV	H	H	H	—	—	Interchange Memory and A
	IMH	50	NN	MRNR	INT	I	—	—	H	—	1	Increment Halfword
R	INA	54		PIO	IO	SR	H	H	H	—	—	Input to A
R	INBC	001217		AP	PRCIN	VI	—	H	H	6	5	Interrupt Notify
R	INBN	001215		AP	PRCEX	VI	—	H	H	6	5	Interrupt Notify
R	INEC	001116		AP	PRCIN	VI	—	H	H	6	5	Interrupt Notify
R	INEN	001214		AP	PRCEX	VI	—	H	H	6	5	Interrupt Notify
R	INH	001001		GEN	IO	SRVI	H	H	H	—	—	Inhibit Interrupts
	INK	000043		GEN	KEYS	SR	H	H	H	—	—	Input Keys
	INK	070		RGIN	KEYS	I	—	—	H	—	—	Save Keys
	INT	140554		GEN	FLPT	R	C	H	H	3	5	Convert Floating to Integer
	INT	103113		RGEN	FLPT	I	—	—	H	3	5	Convert Floating to Integer
	INTA	140531		GEN	FLPT	V	—	H	H	3	5	Convert Floating to Integer

	INTH	101 111	RGEN	FLPT	I	—	—	H	3	1	Convert Floating to Halfword Integer
	INTL	140533	GEN	FLPT	V	—	H	H	3	5	Convert Floating to Integer Long
	IR1	12	RGEN	INT	I	—	—	H	—	1	Increment R by One
	IR2	123	RGEN	INT	I	—	—	H	2	1	Increment R by Two
	IRB	061	RGEN	MOVE	I	—	—	H	—	—	Interchange Bytes
	IRH	057	RGEN	MOVE	I	—	—	H	—	—	Interchange Halves
	IRS	12	MR	SKIP	SRV	H	H	H	—	—	Increment Memory Replace and Skip
R	IRTC	000603	GEN	IO	VI	—	H	H	7	6	Interrupt Return
R	IRTN	000601	GEN	IO	VI	—	H	H	—	6	Interrupt Return
	IRX	140114	GEN	SKIP	SRV	H	H	H	—	—	Increment and Replace X
R	ITLB	000615	GEN	MOVI	VI	—	H	H	—	—	Invalidate SIB entry
	JDX	15 02	MR	PCTLJ	R	A	H	H	—	—	Jump and Decrement X
	JLQ	02 03	MR	PCTLJ	R	A	H	H	—	—	Jump if = 0
	JGE	07 03	MR	PCTLJ	R	A	H	H	—	—	Jump if ≥ 0
	JGT	05 03	MR	PCTLJ	R	A	H	H	—	—	Jump if > 0
	JIX	15 03	MR	PCTLJ	R	A	H	H	—	—	Jump and Increment X
	JLE	04 03	MR	PCTLJ	R	A	H	H	—	—	Jump if ≤ 0
	JLT	06 03	MR	PCTLJ	R	A	H	H	—	—	Jump if < 0
	JMP	51	NN	MRNR	PCTLJ	I	—	—	H	—	Jump
	JMP	01	MR	PCTLJ	SRV	H	H	H	—	—	Jump
	JNL	03 03	MR	PCTLJ	R	A	H	H	—	—	Jump if ≠ 0
	JSR	73	NN	MRGR	PCTLJ	I	—	—	H	—	Jump to Subroutine

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	JST	10		MR	PC11J	SRV	H	H	H	—	—	Jump and Store PC
	JSX	35 03		MR	PCT1J	RV	H	H	H	—	—	Jump and Store Return in X
	JSXB	01	NN	MRNR	PCT1J	I		—	H	—	—	Jump and Store Return in XB
	JSXB	14 02		MR	PCT1J	V	—	H	H	—	—	Jump and Store Return in XB
	JSY	14		MR	PC11J	V	—	H	H	—	—	Jump and Store Return in Y
	L	01	YY	MRCR	MOVF	I	—	—	H	—	—	Load
	LCEQ	141503		CFN	1TSTS	V	—	H	H	—	—	Test CC Equal to 0 and Set A
	LCEQ	153		RGFN	1TSTS	I	—	—	H	—	—	Test CC = 0 and Set R
	LCGE	141504		CFN	1TSTS	V	—	H	H	—	—	Test CC = 0 and Set A
	LCGE	154		RGFN	1TSTS	I	—	—	H	—	—	Test CC ≥ 0 and Set R
	LCGT	141 05		CFN	1TSTS	V	—	H	H	—	—	Test CC = 0 and Set A
	LCGT	155		RGFN	1TSTS	I	—	—	H	—	—	Test CC > 0 and Set R
	LCIL	141501		CFN	1TSTS	V	—	H	H	—	—	Test CC = 0 and Set A
	LCLE	151		RGFN	1TSTS	I	—	—	H	—	—	Test CC ≤ 0 and Set R
	LCLT	141500		CFN	1TSTS	V	—	H	H	—	—	Test CC = 0 and Set A
	LCLT	150		RGFN	1TSTS	I	—	—	H	—	—	Test CC < 0 and Set R
	LCNE	141502		CFN	1TSTS	V	—	H	H	—	—	Test CC •NL• 0 and Set A
	LCNE	152		RGFN	1TSTS	I	—	—	H	—	—	Test CC •NE• 0 and Set R
	LDA	02		MR	MOVI	SRV	H	H	H	—	—	Load A
	LDAR	44	NN	MRGR	MOVE	I	—	—	H	—	—	Load From Addressed Register
	LDC 0	162		RGFN	CHAR	I	—	—	H	—	7	Load Character

LDC 1	172	RGEN	CHAR	I	—	—	H	—	7	Load Character
LDC 0	001302	CHAR	CHAR	V		H	H	—		Load Character
LDC 1	001312	CHAR	CHAR	V	—	H	H	—	7	Load Character
LDI	0 03	MR	MOV1	V	—	H	H	—	—	Load Long
P LDLR	05 01	MR	MOV1	V	—	H	H	—	—	Load From Addressed Register
LDX	3	MR	MOV1	SRV	H	H	H	—		Load X
LDY	35 01	MR	MOV1	V	—	H	H	—	—	Load Y
IFQ	140413	CIN	ITSTS	SRV	H	H	H	—	1	Test A = 0 Set A
LEQ	003	RGEN	LTSTS	I	—	—	H	—	4	Test R = 0, Set R
LF	140410	CIN	ITSTS	SRV	H	H	H	—	4	Logic Set A False
LF	016	RCIN	LTSTS	I	—	—	H	—	4	Logic Set R False
LHIQ	111113	CIN	ITSTS	V		H	H		1	Test I = 0 Set A
LFEQ	023 033	RCIN	ITSTS	I	—	—	H	—	4	Test F = 0, Set R
IFGE	141114	CIN	ITSTS	V		H	H	—	4	Test F ≥ 0 Set A
LFGE	024 034	RCIN	ITSTS	I	—	—	H	—	4	Test F ≥ 0, Set R
IIGI	1111	CIN	ITSTS	V		H	H	—	4	Test F = 0 Set A
LFGT	025 035	RCIN	LTSTS	I	—	—	H	—	4	Test F > 0, Set R
IFLE	141111	CIN	ITSTS	V	—	H	H	—	4	Test F = 0 Set A
LFLE	021 031	RCIN	ITSTS	I	—	—	H	—	4	Test F ≤ 0, Set R
ILFI 0	001303	BRAN	FIELD	VI	—	H	H		—	Load Field Length Register 0
LFLI 1	001313	BRAN	FIELD	VI	—	H	H		—	Load Field Length Register 1
LFLT	111110	CIN	ITSTS	V	—	H	H	—	4	Test F = 0 Set A

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	LFLT	020 030		RGFN	LTS75	I	—	—	H	—	1	Test F = 0, Set R
	LFNE	141112		GEN	LTSTS	V	—	H	H	—	4	Test F •NE• 0; Set A
	LFNE	022.032		RCEN	ITS15	I	—	—	H	—	1	Test F •NE• 0 Set R
	LGE	140414		GEN	LTSTS	SRV	H	H	H	—	4	Test A ≥ 0; Set A
	LGE	004		RCIN	LTS15	I	—	—	H	—	1	Test R = 0, Set R
	LGT	140415		GEN	LTSTS	SRV	H	H	H	—	4	Test A > 0; Set A
	LGT	005		RCIN	ITS15	I	—	—	H	—	1	Test R = 0 Set R
	LH	11	YY	MRGR	MOVE	I	—	—	H	—	—	Load Halfword
	LHEQ	013		RCLN	ITS15	I	—	—	H	—	1	Test H = 0, Set H
	LHGE	004		RCEN	LTSTS	I	—	—	H	—	4	Test H ≥ 0; Set H
	LHGT	015		RCIN	ITS15	I	—	—	H	—	1	Test H = 0 Set H
	LHL1	04	YN	MRGR	MOVE	I	—	—	H	—	—	Load Halfword Left Shifted by 1
	LHL2	14	YN	MRGR	MOVE	I	—	—	H	—	—	Load Halfword Left Shifted by 2
	LHLE	011		RCEN	LTSTS	I	—	—	H	—	4	Test H ≤ 0; Set H
	LHLT	000		RCFN	ITS15	I	—	—	H	—	1	Test H = 0 Set H
	LHNE	012		RCEN	LTSTS	I	—	—	H	—	4	Test H •NE• 0; Set H
R	LIOT	000044		AP	MCPI	VI	—	—	H	6	5	Load I/O TLB (Prime 750 only)
	LLE	140411		GEN	LTSTS	SRV	H	H	H	—	4	Test A ≤ 0; Set A
	LLE	001		RCFN	ITS15	I	—	—	H	—	4	Test R = 0, Set R
	LLEQ	141513		GEN	LTSTS	V	—	H	H	—	4	Test L = 0; Set A
	LLGE	140414		GEN	ITS15	V	—	H	H	—	4	Test L ≥ 0, Set A

	LLGT	141515	GEN	LTSTS	V	—	H	H	—	4	Test L > 0; Set A
	LLL	0410XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Left Logical
	LLLE	141511	GEN	LTSTS	V	—	H	H	—	4	Test L ≤ 0; Set A
	LLLT	140410	GEN	LTSTS	V	—	H	H	—	4	Test L < 0; Set A
	LLNE	141512	GEN	LTSTS	V	—	H	H	—	4	Test L •NE• 0; Set A
	LLR	0412XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Left Rotate
	LLS	0411XX	SHFT	SHIFT	SRV	H	H	H	2	—	Long Left Shift
	LLT	140410	GEN	LTSTS	SRV	H	H	H	—	4	Test A < 0; Set A
	LLT	000	RGEN	LTSTS	I	—	—	H	—	4	Test R < 0; Set R
R	LMCM	000501	GEN	INTCY	SRVI	E	H	H	—	—	Leave Machine Check Mode
	LNE	140412	GEN	LTSTS	SRV	H	H	H	—	4	Test A •NE• 0; Set A
	LNE	002	RGEN	LTSTS	I	—	—	H	—	4	Test R •NE• 0; Set R
R	LPID	000617	GEN	MCTL	VI	—	H	H	—	—	Load Process ID
R	LPMJ	000215	MR	MCTL	SR	F	—	—	—	—	Leave Paging Mode and Jump
R	LPMX	000235	MR	MCTL	SR	F	—	—	—	—	Leave Paging Mode and Jump to XCS
R	LPSW	000711	AP	MCTL	VI	—	H	H	7	6	Load Program Status Word
	LRL	0400XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Right Logical
	LRR	0402XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Right Rotate
	LRS	0401XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Right Shift
	LT	140417	GEN	LTSTS	SRV	H	H	H	—	4	Set A = 1
	LT	017	RGEN	LTSTS	I	—	—	H	—	4	Set R = 1
R	LWCS	001710	GEN	MCTL	VI	—	H	H	6	5	Load Writable Control Store

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	M	L	YY	MKCR	INT	I	—	—	H	3	—	Multiply Fullword
R	MDEI	001304		CIN	INTCY	VI	—	H	H	6	5	Memory Diagnostic Enable Interleave
R	MDII	00130		CIN	INTCY	VI	—	H	H	6	5	Inhibit Interleaved
R	MDIW	001324		CIN	INTCY	VI	—	H	H	6	5	Write Interleaved
R	MDRS	001300		CIN	INTCY	VI	—	H	H	6	5	Read Syndrome Bits
R	MDWC	001307		GIN	INTCY	VI	—	H	H	6	5	Load Write Control Register
	MII	L	YY	MKCR	INT	I	—	—	H	3	5	Multiply Halfword
	MIA	64	NN	MRCR	MCII	I	—	—	H	—	—	Microcode Entrance
	MIA	L 01		MK	MCII	V	—	H	H	—	—	Microcode Entrance
	MIB	74	NN	MRGR	MCII	I	—	—	H	—	—	Microcode Entrance
	MIB	13 01		MK	MCII	V	—	H	H	—	—	Microcode Entrance
	MPL	16 03		MR	INT	V	—	H	H	3	—	Multiply Long
	MPY	16		MK	INT	V	—	H	H	3	—	Multiply
	MPY	16		MR	INT	SR	B	H	H	3	—	Multiply
	N	03	YY	MKCR	LOGIC	I	—	—	H	—	—	AND Fullword
R	NFYB	001211		AP	PRCFX	VI	—	H	H	6	5	Notify
R	NFYE	001L10		AP	PRCFX	VI	—	H	H	6	5	Notify
	NH	13	YY	MRGR	LOGIC	I	—	—	H	—	—	AND Halfword
	NOP	000001		CIN	MCII	SRVI	H	H	H	—	—	No Operation
	NRM	000101		GEN	INT	SR	H	H	H	—	—	Normalize
	O	23	YY	MRGR	LOGIC	I	—	—	H	—	—	OR Fullword

R	OCF	14		PIO	IO	SR	H	H	H	—	—	Output Control Pulse
	OH	33	YY	MRCK	IOCK	I			H	—	—	OR Halfword
	ORA	03 02		MR	IOCK	V	—	H	H	—	—	Inclusive OR
R	OIA	74		PIO	IO	SR	H	H	H			Output from A
	OKK	000405		CEN	KEYS	SR	H	H	H	7	6	Restore Keys
	OTK	071		RCEN	KEYS	I			H	7	6	Restore Keys
	PCL	41	NN	MRNK	PC HJ	I	—	—	H	6	5	Procedure Call
	PCI	10 0		MR	PC HJ	V			H	H	6	Procedure Call
	PID	000211		CEN	INI	SR	B	H	H	—	—	Position for Integer Divide
	PID	0		RCEN	INI	I	—	—	H	—	—	Position for Integer Divide
	PIDA	000115		CEN	INI	V	—	H	H	—	—	Position for Integer Divide
	PIDH	073		RCEN	INI	I	—	—	H	—	—	Position for Integer Divide
	PIDL	000305		CEN	INI	V	—	H	H	—	—	Position Long for Integer Divide
	PIM	000205		CEN	INI	SR	B	H	H	—	—	Position After Multiply
	PIM	50		RCEN	INI	I	—	—	H	3	5	Position After Multiply
	PIMA	000015		CEN	INI	V	—	H	H	3	—	Position After Multiply
	PIMH	51		RCEN	INI	I	—	—	H	3	5	Position After Multiply
	PIML	000301		CEN	INI	V	—	H	H	3	—	Position After Multiply Long
	PRIN	000611		CEN	PC HJ	VI	—	H	H	7	6	Procedure Return
R	PTLB	000064		CEN	MO H	VI	—	—	H	6	—	Purge TIB (Prime 750 only)
	RBQ	141715		AP	QUFUF	V	—	H	H	—	7	Remove From Bottom of Queue
	RBQ	133		AP	RCEN	I	—	—	H	—	7	Remove From Bottom of Queue

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	RCB	140200		GFN	KFYS	SRVI	H	H	H	5	—	Clear C Bit (Reset)
R	RMC	000021		GFN	INTGY	SRVI	F	H	H	—	—	Clear Machine Check
	ROT	24	NN	MRCR	SHIF1	I	—	—	H	4	—	Rotate
	RRST	000717		AP	MCTI	VI	—	H	H	—	—	Register Restore
	RSAY	000715		AP	MCTI	VI	—	H	H	—	—	Register Save
	RTN	000105		GIN	PCTLJ	SR	H	H	H	—	—	Return
	RTQ	111714		AP	QUUF	V	—	H	H	—	7	Remove From Top of Queue
	RTQ	132		RGFN	QUFUF	I	—	—	H	—	7	Remove From Top of Queue
	S	22	YY	MRCR	INI	I	—	—	H	2	1	Subtract Fullword
	S1A	140110		GFN	INT	SRV	H	H	H	2	1	Subtract One from A
	S2A	140310		GFN	INT	SRV	H	H	H	2	1	Subtract Two from A
	SAR	10026X		GFN	SKIP	SRV	H	H	H	—	—	Skip on A Bit Clear
	SAS	10126X		CLN	SKIP	SRV	H	H	H	—	—	Skip on A Bit Set
	SBL	07 03		MR	INT	V	—	H	H	2	1	Subtract Long
	SCA	000041		GFN	INI	SR	H	H	H	—	—	Load Shift Count into A
	SCB	1406000		GEN	KFYS	SRVI	H	H	H	5	—	Set C-Bit in Keys
	SGL	000005		GFN	INI	SR	H	H	H	—	—	Enter Single Precision Mode
	SGT	100220		GEN	SKIP	SRV	H	H	H	—	—	Skip if A Greater Than Zero
	SH	32	YY	MRCR	INI	I	—	—	H	2	1	Subtract Halfword
	SHA	15	NN	MRCR	SHIFT	I	—	—	H	4	—	Shift Arithmetic
	SHL	05	NN	MRCR	SHIF1	I	—	—	H	4	—	Shift Logical

	SHL1	076	RCIN	SHL1	I	—	—	H	4	—	Shift H Left One
	SHL2	077	RCIN	SHL1	I			H	4	—	Shift H Left Two
	SHR1	120	RCIN	SHR1	I	—	—	H	4	—	Shift H Right One
	SHR2	121	RCIN	SHR1	I			H	4		Shift H Right Two
	SKP	100000	GEN	SKIP	SRV	H	H	H	—	—	Skip
R	SKS	34	PRO	IO	SR	H	H	H	—	—	Skip if Satisfied
	SL1	072	RCIN	SHIFT	I	—	—	H	4	—	Shift R Left One
	SL2	073	RCIN	SHIFT	I			H	4	—	Shift R Left Two
	SLE	101220	CIN	SKIP	SRV	H	H	H	—	—	Skip if A Less Than or Equal to Zero
	SLN	101100	CIN	SKIP	SRV	H	H	H	—	—	Skip if LSB Nonzero (A(16) 1)
	SLZ	100100	CIN	SKIP	SRV	H	H	H	—	—	Skip if LSB Zero (A(16) 0)
	SMCR	100200	CIN	INTCY	SRV	I	H	H	—	—	Skip on Machine Check Reset
	SMCS	101200	GEN	INTGY	SRV	I	H	H	—	—	Skip on Machine Check Set
	SMI	101400	CIN	SKIP	SRV	H	H	H	—	—	Skip if A Minus
R	SNR	10024X	GFN	SKIP	SRV	H	H	H	—	—	Skip on Sense Switch Clear
R	SNS	10124X	CIN	SKIP	SRV	H	H	H	—	—	Skip on Sense Switch Set
	SNZ	101040	GEN	SKIP	SRV	H	H	H	—	—	Skip if A Non-Zero
	SPL	100400	CIN	SKIP	SRV	H	H	H	—	—	Skip if A Plus
R	SR1	100020	CIN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 1 Clear
	SR1	074	RCIN	SHR1	I			H	4	—	Shift R Right One
R	SR2	100010	CIN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 2 Clear
	SR2	075	RCIN	SHIFT	I	—		H	4	—	Shift R Right Two


R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
R	SR3	100004		GEN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 3 Clear
R	SR4	100002		GEN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 4 Clear
	SRC	100001		GEN	SKIP	SRV	H	H	H	—	—	Skip if C-Bit is Clear
R	SS1	101020		GEN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 1 Clear
R	SS2	101010		GEN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 2 Clear
R	SS3	101004		GEN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 3 Clear
R	SS4	101002		GEN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 4 Clear
	SSC	101001		GEN	SKIP	SRV	H	H	H	—	—	Skip if C-Bit is Set
	SSM	140500		GEN	INT	SRV	H	H	H	—	—	Set Sign Minus
	SSM	042		RGEN	INT	I	—	—	H	—	—	Set Sign Minus
	SSP	140100		GEN	INT	SRV	H	H	H	—	—	Set Sign Plus
	SSP	043		RGEN	INT	I	—	—	H	—	—	Set Sign Plus
R	SSR	100036		GEN	SKIP	SRV	H	H	H	—	—	Skip if Any Sense Switch is Clear
R	SSS	101036		GEN	SKIP	SRV	H	H	H	—	—	Skip if All Sense Switches are Set
	ST	21	NN	MRGR	MOVE	I	—	—	H	—	—	Store Fullword
	STA	04		MR	MOVE	SRV	H	H	H	—	—	Store A
	STAC	001200		AP	MOVE	V	—	H	H	—	7	Store A Conditionally
	STAR	54	NN	MRGR	MOVE	I	—	—	H	—	—	Store into Addressed Register
	STC 0	166		RGEN	CHAR	I	—	—	H	—	7	Store Character
	STC 1	176		RGEN	CHAR	I	—	—	H	—	7	Store Character
	STC 0	001322		CHAR	CHAR	V	—	H	H	—	7	Store Character

	STC 1	001332	CHAR	CHAR	V	—	H	H	—	7	Store Character
	STCD	11	AP	MOV1	I	—		H	—	7	<i>Store Conditional Fullword</i>
	STCH	136	AP	MOV1	I	—	—	H	—	7	Store Conditional Halfword
	STFX	001315	CIN	PC111	V	—	H	H	0		<i>Stack Extend</i>
	STEX	027	KGFN	PC111	I	—	—	H	6	5	Stack Extend
	STFA 0	001330	AP	FIELD	VI	—	H	H		—	<i>Store Field Address Register</i>
	STFA 1	001330	AP	FIELD	VI	—	H	H	—	—	Store Field Address Register
	STH	31	NN	MRK MOV1	I	—		H		—	<i>Store Halfword</i>
	STL	04 03	MR	MOVE	V	—	H	H	—	—	Store Long
	STLC	001 03	AP	MOV1	V	—	H	H	—	—	<i>Store L Conditionally</i>
P	STLR	03 01	MR	MOV1	V	—	H	H	—	—	Store L into Addressed Register
R	STPM	000024	CIN	MC11	VI	—	H	H	—	—	<i>Store Processor Model Number</i>
	STX	15	MR	MOVE	SRV	H	H	H	—	—	Store X
	STY	33 03	MR	MOV1	V	—	H	H	—	—	<i>Store Y</i>
	SUB	07	MR	INT	SRV	H	H	H	2	1	Subtract
	SVC	00050	CIN	FC111	SRVI	H	H	H	—	—	<i>Supervisor Call</i>
	SZE	100040	GLN	SKIP	SRV	H	H	H	—	—	Skip if A Zero
	TAB	140311	CIN	MOV1	V	—	H	H	—	—	<i>Transfer A to B</i>
	TAK	001015	GFN	KEYS	V	—	H	H	7	6	Move A to Keys
	TAX	110701	CIN	MOV1	V		H	H	—	—	<i>Transfer A to X</i>
	TAY	140505	GFN	MOVE	V	—	H	H	—	—	Transfer A to Y
	TBA	140004	GFN	MOV1	V	—	H	H	—	—	Transfer B to A

R	MNEM	OP CODE	RI	FORM	FUNG	MODE	1	2	3	C	CC	DESCRIPTION
	TC	046		RC FN	INT	I	—	—	H		1	Two's Complement R
	TCA	140407		GEN	INT	SRV	H	H	H	2	1	Two's Complement A
	TCH	047		RC FN	INT	I	—	—	H	2	1	Two's Complement H
	TCL	141210		GEN	INT	V	—	H	H	2	1	Two's Complement Long
	TFLL 0	001323		CIN	FIELD	V	—	H	H	—	—	Transfer Field Length to L
	TFLL 1	001333		GEN	FIELD	V	—	H	H	—	—	Transfer Field Length to L
	TFLR 0	163		RCFN	FIELD	I	—	—	H	—	—	Move Field Length to R
	TFLR 1	173		RCFN	FIELD	I	—	—	H	—	—	Move Field Length to R
	TKA	001005		CIN	KFYS	V	—	H	H	—	—	Move Keys to A
	TLFL	001321		GEN	FIELD	V	—	H	H	—	—	Transfer L to Field Length Register
	TLFL	001331		CIN	FIELD	V	—	H	H	—	—	Transfer L to Field Length Register
	TM	44	NN	MRNR	MCPI	I	—	—	H	—	1	Test Memory Fullword
	TMH	54	NN	MNR	INT	I	—	—	H	—	1	Test Memory Halfword
	TRFL 0	165		RCFN	FIELD	I	—	—	H	—	—	Transfer R to Field Length Register
	TRFL 1	175		CIN	FIELD	I	—	—	H	—	—	Transfer R to Field Length Register
	TSTQ	141757		AP	QUEUE	V	—	H	H	—	7	Test Queue
	TSTQ	104		RCFN	QUEUE	I	—	—	H	—	7	Test Queue
	TXA	141034		GEN	MOVE	V	—	H	H	—	—	Transfer X to A
	TYA	141124		CIN	MOVE	V	—	H	H	—	—	Transfer Y to A
R	VIRY	000311		GEN	INTGY	SRVI	G	H	H	6	5	Verify
R	WAIT	000315		AP	PRCFX	VI	—	H	H	—	—	Wait




X	3	YY	MRGR	LOGIC	I	—	—	H	—	—	Exclusive OR Fullword
XAD	001100		DECI	DECI	VI	—	U	H	3	1	Decimal Add
XBID	001145		DFCI	DFCI	VI	—	U	H	—	—	Binary to Decimal Conversion
XCA	140104		GEN	MOVF	SRV	H	H	H	—	—	Exchange and Clear A
XCB	110201		CFN	MOVI	SRV	H	H	H	—	—	Exchange and Clear B
XCM	001102		DFCI	DECI	VI	—	U	H	—	1	Decimal Compare
XDIB	001146		DFCI	DFCI	VI	—	U	H	—	3	Decimal to Binary Conversion
XDV	001107		DFCI	DECI	VI	—	U	H	—	1	Decimal Divide
XFC	01 02		MR	PCTLJ	RV	F	H	H	—	—	Execute
XED	001112		DECI	DECI	VI	—	—	H	—	—	Numeric Edit
XH	3	YY	MRGR	LOGIC	I	—	—	H	—	—	Exclusive OR Halfword
XMP	001104		DFCI	DECI	VI	—	U	H	3	1	Decimal Multiply
XMV	001101		DFCI	DLCI	VI	—	U	H	—	1	Decimal Move
R XVRY	001113		MCTI	GEN	VI	—	U	H	6	5	Verify XIS
ZCM	001117		CHAR	CHAR	VI	—	U	H	—	1	Compare Character Field
ZED	001111		CHAR	CHAR	VI	—	—	H	—	—	Character Edit
ZFH	001116		CHAR	CHAR	VI	—	U	H	—	—	Fill Character Field
ZM	43	NN	MRNR	CLEAR	I	—	—	H	—	—	Clear Fullword
ZMH	33	NN	MKNK	CHAR	I	—	—	H	—	—	Clear Halfword
ZMV	001114		CHAR	CHAR	VI	—	U	H	—	—	Move Character Field
ZMVD	001115		CHAR	CHAR	VI	—	U	H	—	—	Move Equal Length Fields
ZTRN	001110		CHAR	CHAR	VI	—	U	H	—	—	Translate Character Fields

Address Pointer (AP) (VI)



- BITNO** (Bits 1-4) — Bit number
- I** (Bit 5) — Indirect bit
- BR** (Bits 7-8) — Base register 00=PB 01=SB 10=LB 11=XB
- WORDNO** (Bit 17-32) — Word number offset from base register contents

Indirect Word — One Word Memory Reference



- I** (Bit 1) — Indirect Bit
- X** (Bit 2) — Index Bit

Indirect Pointer — Two Word Memory Reference (IP) (VI)

F	RR	0	SEGNO			WORDNO					
1	2-3	4	5				16	17			32

- F** (Bit 1) — Generate pointer fault if set. In the fault case the entire first word (bits 1-16) forms a fault code and no other bits are inspected.
- RR** (Bits 2-3) — Ring of privilege — controls access rights.
- Bit 4 = 0** — No third word. Bit number portion of effective address is zero.
- SEGNO** (Bits 5-16) — The segment number portion of the effective address.
- WORDNO** (Bit 17-32) — The word number portion of the effective address.

Indirect Pointer — Three Word Memory Reference (IP) (VI)

F	RR	1	SEGNO			WORDNO						BITNO	
1	2-3	4	5				16	17			32	33	48

- F** (Bit 1) — Generate pointer fault if set. In the fault case the entire first word (bits 1-16) forms a fault code and no other bits are inspected.
- RR** (Bits 2-3) — Ring of privilege — controls access rights.
- Bit 4 = 1** — The third word is present and gives the bit number portion of the effective address.
- SEGNO** (Bits 5-16) — The segment number portion of the effective address.
- WORDNO** (Bits 17-32) — The word number portion of the effective address.
- BITNO** (Bits 33-36) — The bit number portion of the effective address.

Stack Segment Header (VI)

0	FREE POINTER
1	
2	EXTENSION SEGMENT POINTER
3	

Word

Meaning

- 0,1** Free pointer — segment number/word number of available location at which to build next frame. Must be even.
- 2,3** Extension segment pointer — segment number/word number of locations at which to build next frame when current segment overflows. If zero, a stack overflow fault occurs when current segment overflows.

PCL Stack Frame Header (VI)

0	0 - 0
1	STACK ROOT SEGMENT NUMBER
2	RETURN POINTER
3	
4	CALLER'S SAVED STACK BASE REGISTER
5	
6	CALLER'S SAVED LINK BASE REGISTER
7	
8	CALLER'S SAVED KEYS
9	LOCATION FOLLOWING CALL

Word

Meaning

- 0** Flag bits — set to zero by PCL when frame is created.
- 1** Stack root segment number — for locating free pointer.
- 2,3** Return pointer — segment number/word number of location following call and argument sequence which created this frame.
- 4,5** Caller's saved stack base register.
- 6,7** Caller's saved link base register.
- 8** Caller's saved keys.
- 9** Word number of location following call — beginning of argument transfer templates, if any.

CALF Stack Frame Header (VI)

(call fault handler)

0	FLAG BITS
1	STACK ROOT SEGMENT NUMBER
2	RETURN POINTER
3	
4	CALLER'S SAVED STACK BASE REGISTER
5	
6	CALLER'S SAVED LINK BASE REGISTER
7	
8	CALLER'S SAVED KEYS
9	LOCATION FOLLOWING CALL
10	FAULT CODE
11	FAULT ADDRESS
12	
13	RESERVED
14	
15	

Word**Meaning**

0	Flag bits — set to one by CALF instruction
1	Stack root segment number — for locating free pointer
2,3	Return pointer — segment number word number of location return
4,5	Caller's saved stack base register
6,7	Caller's saved link base register
8	Caller's saved keys
9	Word number of location following call — beginning of argument transfer templates if any
10	Fault code
11	Fault address
13-15	Reserved

Entry Control Block (ECB) (VI)

0	POINTER TO CALLED PROCEDURE
1	
2	STACK FRAME SIZE
3	STACK ROOT SEGMENT NUMBER
4	ARGUMENT LIST DISPLACEMENT
5	NUMBER OF ARGUMENTS
6	LINK BASE REGISTER OF CALLED PROCEDURE
7	
8	KEYS
9	RESERVED
10	
11	
12	
13	
14	
15	


Word	Meaning
0,1	Pointer (ring segment word number) to the first executable instruction of the called procedure
2	Stack frame size to create (in words) <i>Must</i> be even
3	Stack root segment number. If zero keep same stack
4	Displacement in new frame of where to build argument list
5	Number of arguments expected
6,7	Called procedure's link base (location of called procedure's linkage frame less 400)
8	CPU keys desired by called procedure
9-15	Reserved <i>must</i> be zero

Queue Control Block (VI)

1	TOP POINTER			16
17	BOTTOM POINTER			32
V	000	HIGH ORDER ADDRESS		
33	34	36	37	48
49	SIZE MASK			64

Bits	Meaning
1-16	Top pointer read
17-32	Bottom Pointer Write
33 (V)	Virtual/physical control bit 0 = physical queue 1 = virtual queue
34-36	Reserved — <i>must</i> be zero
37-48	Queue data block address <i>Segment number if virtual queue</i> High order physical address bits if physical queue
49-64	Mask — value $2^{**K}-1$, size = 2^{**K}

Argument Transfer Template (AP) (VI)



- B** (Bits 1-4) — Bit number
- I** (Bit 5) — Indirect
- BR** (Bits 7-8) — Base register
 - 00 = Procedure base (PB)
 - 01 = Stack base (SB)
 - 10 = Link base (LB)
 - 11 = Temporary base (XB)
- L** (Bit 9) — Last template for this call
- S** (Bit 10) — Store argument address. Last template for this argument
- WORDNO** (Bits 17-32) — Word number offset from base register

PROCESSOR CHARACTERISTICS

Registers (S)

Prime 100, 200 and 300 registers are 16 bits wide. All the program visible registers are physically located in high speed memory and are addressed as memory locations 0-37. In restricted mode (normal user operation) only 0-7 are accessible.

Memory Address	Register Designation	Function
0	X	Index Register
1	A	Arithmetic Register
2	B	Extension Arithmetic Register
3		
4		
5		
6	VSC	Visible Shift Count
7	P	Program Counter
10	PMAR (Prime 300 only)	Page Map Address Register
11	FCODE	Fault Code
12	FAR	Fault Address Register
13-17	Reserved	
20-37	DMA (20-22, 36) (8 total)	Word Pairs for DMA channels (address and word counts)

Registers (R)

Prime 100, 200 and 300 registers are 16 bits wide. All the program visible registers are physically located in high speed memory and are addressed as memory locations 0-37. In restricted mode (normal user operation) only 0-7 are accessible.

Memory Address	Register Designation	Function
0	X	Index Register
1	A	Arithmetic Register
2	B	Extension Arithmetic Register
3	S	Stack Register
4	FI, FH	Floating Point Accumulator — High
5	FL, TL	Floating Point Accumulator — Low
6	FEXP	Floating Point Exponent

7	P		Program Counter
10	PMAR	(Prime 300 only)	Page Map Address Register
11	FCODE		Fault code
12	PFAR		Page Fault Address Register
13-17	Reserved for microprogram		
20-37	DMA '20 22	36	Word Pairs for DMA channels (address and word counts)
	(8 total)		

Registers (VI)

Prime 400/500 registers are 32 bits wide. Short form instructions reference the same registers as in Rmode.

Register addresses used in LDLR and STLR instructions are doubleword addresses. The notation '2 H' means the high or left 16 bits of register address 2 while '2 L' means the low or right 16 bits.

The following registers should not be written into by SRR instructions or anomalous behavior will result:

- PB** The procedure base should be changed *only* via LPSW or programmed transfers of control.
- keys** The keys should be changed *only* via LPSW or the various mode control operations.
- modals** The modals should be changed *only* via LPSW or the various mode control operations. In no case should an LPSW ever attempt to change the current register set bits of the modals.

NOIICL — Numbers in parentheses () show P300 Address Mapping

VI-Mode Register Description:

MICROCODE SCRATCH		DMX		CURRENT REGISTER SFT (CRS)		PRIME		TRIM#	
RS#	ADR	RS#	ADR	RS#	ADR	RS#	ADR	RS#	ADR
0	TR0	40	100	140	400	300	GR0		
1	TR1	41	101	141			GR1		
2	TR2	42	102	142	1(A)	2(B)	GR2		
3	TR3	43	103	143			GR3		
4	TR4	44	104	144			GR4		
5	TR5	45	105	145	3(S)		GR5		
6	TR6	46	106	146			GR6		
7	TR7	47	107	147	0(X)		GR7		
10	RDMX1	50	110	150	13		FALR0 (FAC0)		
11	RDMX2	51	111	151			FALR0 (FAC0)		
12		52	112	152	4(FAC)	5(FAC)	FALR1 (FAC1)		
13	RSGT1	53	113	153	6(FAC)	7(FAC)	FALR1 (FAC1)		
14	RSGT2	54	114	154			FALR1 (FAC1)		
15	RELG1	55	115	155	14	15	PB		
16	RFCG2	56	116	156	16	17	LB		
17		57	117	157			AB		
18	ZERO	60	120	160	10		DTAR3		
19	ONE	61	121	161			DTAR2		
20	PHSAVE	62	122	162			DTAR1		
21	RDMX3	63	123	163			DIAR0		
22	RDMX4	64	124	164			DIAR0		
23	C3***	65	125	165			DIAR0		
24		66	126	166	11(PCODE)	12(FADDR)	DIAR0		
25		67	127	167			DIAR0		
26		68	128	168			DIAR0		
27	PSWPPB	69	129	169			DIAR0		
28	PSWKFFYS	70	130	170			DIAR0		
29	PPA PLA	71	131	171			DIAR0		
30	PPR PLB	72	132	172			DIAR0		
31	PPR PLB	73	133	173			DIAR0		
32	DSWRMA	74	134	174			DIAR0		
33	DSWSTA1	75	135	175			DIAR0		
34	DSWSTA1	76	136	176			DIAR0		
35	DSWSTA1	77	137	177			DIAR0		

Definitions

- TR** Temporary Registers
TR7 — Saved return pointer on a halt (automatic save)
- RDMX** Register DMX
RDMX1 — Used by DMC, buffer start pointer
RDMX2 — REA at time of DMX trap
RDMX3 — Save RD during DMQ
RDMX4 — Used as working register
- RATMPL** Read Address Trap Map to rP Low
- RSGT** Register Segmentation Trap
RSGT1 — SDW2 / address of Page Map
RSGT2 — contents of Page Map / DSW2
- REOIV** Register End of Instruction Vector
- ZERO/ONE** Constants

PBSAVE	Procedure Base SAVE saved return pointer when return pointer used elsewhere
C377	Constant
PSWPB	Processor Status Word Procedure Base return pointer for interrupt return (also used for Prime 300 compatibility)
PSWKEYS	Processor Status Word KEYS KEYS for interrupt return (also used for Prime 300 compatibility)
PPA	Pointer to Process A
PLA	Pointer to Level A
PCBA	Process Control Block A
PPB	Pointer to Process B
PLB	Pointer to Level B
PCBB	Process Control Block B
DSWRMA	Diagnostic Status Word RMA RMA at last Check Trap
DSWSTAT	Diagnostic Status Word STATUS
DSWPB	Diagnostic Status Word Procedure Base Return pointer or PBSAVE at last check
RSVPTR	Register SAVE Pointer Location of Register Save Area after Halt
GR	General Register
FAR1	Field Address Register
FLR1	Field Length Register
FAR2	Field Address Register
FLR2	Field Length Register
PB	Procedure Base PBH — RPII PBL — 0
SB	Stack Base
LB	Link Base
XB	Temp (auxiliary) base
DTAR	Descriptor Table address
KEYS	See below
MODALS	See below
OWNER	OWNER
FCODE	Fault CODE
FADDR	Fault ADDRESS
TIMER	TIMER

General Registers — 32 bits (I)

The eight general registers are numbered from 0-7. 1-7 may be used for index registers. All are used as fixed point and logical accumulators in register to memory and register to register operations.

Floating Point Register — Single Precision (R)

Register

Contents


'04



'05



'06



Floating Point Register — Double Precision (R)

Prime 300

Register

Contents

'04




'05



'02

**33****48**

'06

**49****64**

Floating Point Register — Single Precision (V)

*Register**Contents*


12H

**1 2****16**

12L

**17****32**

13H

**33****48**

Floating Point Register — Double Precision (V)

*Register**Contents*

12H

**1 2****16**

12L

**17****32**

13L

**33****48**

13H




Floating Point Registers — 64 bits (I)

The two floating point registers are numbered 0 and 1. They are used as *single and double precision accumulators in register to memory and register to register operations*. The two floating point registers overlap the two field length and address registers. Therefore any operation which changes floating point register 0 destroys field length and address register 0 and vice versa. The same is true for floating point register 1 and field length and address register 1.


Base Registers (VI)

- PB** — Procedure Base
- SB** — Stack Base
- LB** — Link Base
- XB** — Temporary Base



- RING** (Bits 2-3) — Ring Number
- SEGNO** (Bits 5-16) — Segment Number
- WORDNO** (Bits 17-32) — Word Number

Field Address and Length Registers (VI)



- RING** (Bits 2-3) — Ring Number
- SEGNO** (Bits 5-16) — Segment Number
- WORDNO** (Bits 17-32) — Word Number
- LENGTH** (Bits 33-48 60-64) — Length
- BITNO** (Bits 49-52) — Bit Number

Field Registers — 64 bits (I)

The field registers numbered 0 and 1, have the same meaning as in V-mode. They are distinguished from the floating point registers by the instructions which use them. See comment under Floating Point Registers.

Keys (S,R)

Process status information is available in a word called the keys which can be read or set by the program. Its format is as follows:

C	DBL	—	Mode	0	Bits 9-16 of location 6		
1	2	3	4-6	7-8	9	—	16

- C** (Bit 1) — Set by arithmetic error conditions
- DBL** (Bit 2) — Single Precision 1 — Double Precision
- MODE** (Bits 4-6) — The current addressing mode as follows
 - 000 = 16S
 - 001 = 32S
 - 011 = 32R
 - 010 = 64R
 - 110 = 64V
 - 100 = 32I

C-Bit (SR)

Bit 1 in the keys. Set by arithmetic error conditions (Bit 1)

Keys (VI)

C	0	L	MODE	F	X	LT	EQ	DEX	0 — 0	I	S
1	2	3	4-6	7	8	9	10	11	12 - 14	15	16

- C** (Bit 1) — C-Bit
- L** (Bit 3) — L Bit
- MODE** (Bits 4-6) — Addressing Mode
 - 000 = 16S
 - 001 = 32S
 - 011 = 32R
 - 010 = 64R
 - 110 = 64V
 - 100 = 32I
- F** (Bit 7) — Floating point exception disable
 - 0 = take fault
 - 1 = set C-bit

- X** (Bit 8) — Integer Exception enable
0 = set C-bit
1 = take fault
- LT** (Bit 9) — Condition code bits
- EQ** (Bit 10) — *LT = negative*
EQ = equal
- DEX** (Bit 11) — Decimal exception enable
0 = set C-bit
1 = take fault
- I** (Bit 15) — In dispatcher — set/cleared *only* by process exchange
- S** (Bit 16) — Save done — set/cleared *only* by process exchange

C-Bit (VI)

Set by error conditions in arithmetic operations

C-Bit (VI)

Set by an arithmetic or shift operation except IRS IRX DRX
 Equal to carry out of the most significant bit (bit 1) of an arithmetic operation

Condition Code Bits (VI)


The two condition-code bits are designated FQ and LT EQ is set if and only if the result is zero if overflow occurs EQ reflects the state of the result after truncation rather than before LT reflects the extended sign of the result (before truncation if overflow) and is set if the result is negative

Modals (VI)

E	V	0	CURREG	MIO	P	S	MCK
1	2	3-8	9-11	12	13	14	15-16


- E** (Bit 1) — Interrupts enabled
- V** (Bit 2) — Vectored-interrupt mode
- CURREG** (Bits 9-11) — Current register set (set/cleared *only* by process exchange)
- MIO** (Bit 12) — Mapped I/O mode
- P** (Bit 13) — Process-exchange mode
- S** (Bit 14) — Segmentation mode
- MCK** (Bits 15-16) — Machine-check mode

INSTRUCTION FORMATS (SRV) GENERIC (SRV)



Bits 3-6 are *always* zero


SHIFT (SR)



OP (Bits 1-10) — Opcode — Bits 3-6 are *always* zero

SHIFT-NO (Bits 11-16) — Two's complement of the number of places to be shifted 0=63 places

I/O (SR)




CLASS (Bits 1 2) — Type of I/O instruction
 00 = Control
 01 = Sense
 10 = Input
 11 Output

Bits 3-6 — 1100


FUNCTION (Bits 7 10) — Subdivision of class Device dependent

DEVICE (Bits 11-16) — Device type




DECIMAL (V)



OP (Bits 1 16) — Opcode This instruction uses previously set up field registers and a previously set up control word in register I (General Register 2 in 32 I mode)



CHARACTER (V)

OP (Bits 1-16) — Opcode This instruction uses previously set up field registers.

GENERIC AP (V)

OP (Bits 1-16) — Opcode

AP Bits (17-48) — Address Pointer — see AP in Data Structures

BRANCH (V)**1****16****17****32****OP** (Bits 1 16) — Opcode**WORDNO** (Bits 17 32) — Word number offset from procedure base register

Memory Reference Instruction Format (SRV)

Type	No. Words	S	D	CB	Mode
Basic	1	0	0 '777	—	SR
Sector Relative	1	1	0 - '777	—	S
Procedure Relative	1	1	-241 to +256 -224 to +256	—	R
Stack Postincrement/ Predecrement	1	1	-256 to -241	2,3	R
Base Register Relative	1	0	0 - '777	—	V
Long Reach	2	1	-256 to -241	0,2	R
Stack Relative	2	1	-256 to -241	1,3	R
Base Registers	2	1	-256 to -224	—	V

Memory reference formats for S, R, and V modes are shown in the Addressing Mode Summaries. Field mnemonics are

- I** — Indirect bit
- X** — Index bit
- Y** — Second index bit (V-mode only)
- OX** — Opcode Extension
- S** — Sector bit
- D** — Displacement field
- CB** — Class bits
- A** — 16 bit address word — two word instructions
- SP** — Stack Pointer
- SB** — Stack Base register
- LB** — Link Base register
- XB** — Temporary Base register
- PB** — Procedure Base register

INSTRUCTION FORMATS (I)

The three primary instruction formats and their subcategories are discussed below

Non Register Generic:

These instructions are a subset of the V mode generics and are decoded in the same way

Register Generic:

These instructions operate on the specified register which may be a general field or floating register This class includes the branch instructions where the branch address in the second word is a 16-bit procedure base displacement

Memory Reference:

There are three types of memory reference instructions

MRNR *Fixed Point Logical Data location 2nd word Memory*

OP	R	AD	S	B	D
1-6	7-9	10-11	12-14	15-16	17-32

MRGR *Fixed Point Logical Data location 2nd word Immediate Register Memory*

OP	110	OP	AD	S	B	D
1-3	4-6	7-9	10-11	12-14	15-16	17-32

MRFR *Floating Data location 2nd Word Immediate Register Memory*

OP	110	OP	FR	OP	AD	S	B	D
1-3	4-6	7	8	9	10-11	12-14	15-16	17-32

AD	S	B	Effective Address/Instruction Type
3	>0	—	{D+B} *+S (indirect,post-indirect)
3	0	—	{D+B} * (indirect)
2	>0	—	{D+B+S} * (pre-index,indirect)
2	0	—	{D+B} * (indirect)
1	>0	—	D+B+S+ (indexed)
1	0	—	D+B (direct)
0	≥0	0	REG-REG (S is operand)
0	0	1	Immediate Type 1
0	>0	1	Immediate Type 2
0	0	2	Immediate Type 3
0	1	2	Floating Reg Source (FR0)
0	2	2	Undefined (will not generate UII)
0	3	2	Floating Reg source (FR1)
0	4-7	2	Undefined (will not generate UII)
0	—	3	Undefined (will not generate UII)



Field Mnemonics:

- OP** — Opcode
- R** — Destination register
- AD** — Address computation code
- S** — Source register
- B** — Base register
- FR** — Floating register
- D** — Displacement

ADDRESSING MODE SUMMARIES AND FLOW CHARTS (SRV)

16S SUMMARY


Address Length 14 bits 16K word address space



Indexing Multiple levels In an indirect word, the index calculation is done *before* the indirection



Indirection Multiple levels

I	X	S	D	EA	Assembler Notation	Type
0	0	0	0 to '777	0 D	LDA ADDR	Direct
0	1	0	0 to '777	0 D+X	LDA ADDR,1	Indexed
1	0	0	0 to '777	I (0 D)	LDA ADDR,*	Indirect
1	1	0	0 to '777	I (0 D+X)	LDA ADDR,1*	Indirect <i>pre indexed</i>
0	0	1	0 to '777	P D	LDA ADDR	Direct
0	1	1	0 to '777	P D+X	LDA ADDR,1	Indexed
1	0	1	0 to '777	I (P D)	LDA ADDR,*	Indirect
1	1	1	0 to '777	I (P D+X)	LDA ADDR,1*	Indirect <i>pre indexed</i>



32S (INCLUDES 32R WHEN S=0) SUMMARY


Address Length 15 bits, 32K word address space



Indexing One level The 15 bit indirect address word eliminates the X bit Done after all indirection is complete, except for the special case shown in the table below


Indirection Multiple levels

I	X	S	D	EA	Assembler Notation	Type
0	0	0	0 to '777	0 D	LDA ADDR	Direct
0	1	0	0 to '777	0 D+X	LDA ADDR,1	Indexed
1	0	0	0 to '777	I (0 D)	LDA ADDR,*	Indirect
1	1	0	0 to '777	I (0 D+X)	LDA ADDR,1*	Indirect, preindexed
1	1	0	100 to '777	I (0 D)+X	LDA ADDR,*1	Indirect postindexed
0	0	1	0 to '777	P D	LDA ADDR	Direct
0	1	1	0 to '777	P D+X	LDA ADDR,1	Indexed
1	0	1	0 to '777	I (P D)	LDA ADDR,*	Indirect
1	1	1	0 to '777	I (P D)+X	LDA ADDR,1*	Indirect postindexed



32R SUMMARY


Address Length 15 bits 32K word address space





Indexing One level


Indirection Multiple levels


X	S	CB	D	EA	Assembler Notation	Type
0	0	—	0 to 777	0 D	LDA ADDR	Direct
1	0	—	0 to 777	0 D+X	LDA ADDR 1	Indexed
0	0	—	0 to 777	I (0 D)	LDA ADDR *	Indirect
1	0	—	0 to 77	I (0 D+X)	LDA ADDR 1*	Indirect preindexed
1	0	—	100 to 777	I (0 D)+X	LDA ADDR *1	Indirect postindexed
0	1	—	-240 to +255	P+D	LDA ADDR	Direct
1	1	—	240 to +255	P+D+X	LDA ADDR 1	Indexed
0	1	—	-240 to +255	I (P+D)	LDA ADDR *	Indirect
1	1	—	-240 to +255	I (P+D)+X	LDA ADDR *1	Indirect postindexed
0	1	2	—	SP	LDA @+	Postincrement
1	1	2	—	I (SP)+X	LDA @+ *1	Postincrement indirect postindexed
0	1	2	—	I (SP)	LDA @+ *	Postincrement indirect
0	1	3	—	SP-1	LDA -@	Predecrement
1	1	3	—	I (SP-1)+X	LDA -@, *1	Predecrement indirect postindexed
0	1	3	—	I (SP-1)	LDA -@ *	Predecrement indirect
0	1	0	—	A	LDA% ADDR	Direct long reach
1	1	0	—	A+X	LDA% ADDR X	Indexed long reach
0	1	0	—	I (A)	LAD% ADDR *	Indirect long reach
1	1	2	—	I (A+X)	LDA% ADDR X*	Indirect preindexed long reach
1	1	2	—	I (A)]+X	LDA% ADDR *X	Indirect postindexed long reach
0	1	1	—	A+SP	LDA @+ADDR	Direct stack relative
1	1	1	—	A+SP+X	LDA @+ADDR X	Indexed stack relative
0	1	1	—	I (A+SP)	LDA @+ADDR *	Indirect stack relative
1	1	1	—	I (A+SP+X)	LDA @+ADDR X*	Indirect preindexed stack relative
1	1	3	—	I (A+SP)+X	LDA @+ADDR *X	Indirect postindexed stack relative











64R SUMMARY

Address Length 16 bits 64K word address space

Format	X	opcode	S	D	Instruction Word S=0 or S=1 D ≤ -240
	1 2 3		6 7 8	— 16	

X	opcode	110000	XX	CB	Instruction S=1 D < -240
1 2 3	6 7	12	13 14	15 16	


A		Address Word Long Reach and Stack Relative
17	32	


16-bit address		Indirect Address Word
1	16	


Indexing One level


Indirection One level


I X S CB	D	EA	Assembler Notation	Type
0 0 0	0 to 777	0 D	LDA ADDR	Direct
0 1 0	0 to 777	0 D+X	IDA ADDR 1	Indexed
1 0 0	— 0 to 777	I (0 D)	LDA ADDR *	Indirect
1 1 0	— 0 to 77	I (0 D+X)	LDA ADDR 1*	Indirect
	—			preindexed
1 1 0	— 100 to 777	I (0 D)+X	LDA ADDR*1	Indirect
				postindexed
0 0 1	— -240 to +255	P+D	LDA ADDR	Direct
0 1 1	— 240 to +255	P+D+X	LDA ADDR 1	Indexed
1 0 1	— 240 to +255	I(P+D)	LDA ADDR *	Indirect
1 1 1	— -240 to +255	I (P+D) X	IDA ADDR *1	Indirect
				postindexed
0 0 1 2	—	SP	LDA @+	Postincrement
0 1 1 2	—	I (SP)+X	LDA @+ *1	Postincrement
				indirect
				postindexed
1 0 1 2	—	I (SP)	LDA @+ *	Postincrement
				indirect
0 0 1 3	—	SP-1	LDA -@	Predecrement
0 1 1 3	—	I (SP-1)+X	IDA -@,*1	Predecrement
				indirect
				postindexed
1 0 1 3	—	I (SP-1)	IDA -@,*	Predecrement
				indirect
0 0 1 0	—	A	LDA% ADDR	Direct
				long reach
0 1 1 0	—	A+X	LDA% ADDR X	Indexed
				long reach
1 0 1 0	—	I (A)	LDA% ADDR *	Indirect
				long reach
1 1 1 0	—	I (A+X)	LDA% ADDR X*	Indirect
				preindexed
				long reach
1 1 1 0	—	I (A)+X	LDA% ADDR *X	Indirect
				postindexed
				long reach
0 0 1 1	—	A+SP	LDA @+ADDR	Direct stack
				relative
0 1 1 1	—	A+SP+X	LDA @+ADDR X	Indexed stack
				relative
1 0 1 1	—	I (A SP)	LDA @ADDR *	Indirect
				stack relative
1 1 1 1	—	I (A+SP+X)	LDA @+ADDR X*	Indirect
				preindexed stack
				relative
1 1 1 3	—	I (A+SP)+X	LDA @+ADDR,*X	Indirect
				postindexed stack
				relative













64V PROCEDURE RELATIVE (One Word, S=1)

Address length 16 bits, 64K word address space





Indexing One level

Indirection One level

I	X	S	D	EA	Type
0	0	1	-224 to +255	P+D	Direct
0	1	1	-224 to +255	P+D+X	Indexed
1	0	1	-224 to +255	I (P+D)	Indirect
1	1	1	-224 to +255	I (P+D)+X	Indirect, postindexed

64V BASE REGISTER RELATIVE (One Word, S=0)

Address Length 3 64K segments





I	X	S	D	EA	Type
0	0	0	0-'7 '10-'377 '400-'777	register location SB+D LB+D	Direct
0	1	0	0-'377 '400-'777	if D+X < '10 then EA=register location else SB+D+X LB+D+X	Indexed
1	0	0	0-'7 '10-'777	I (REG) I (PB D)	Indirect
1	1	0	0-'77	I (PB D+X)	Indirect, preindexed
1	1	0	'100-'777	I (PB D)+X	Indirect, postindexed

64V TWO WORD MEMORY REFERENCE



Address Length 28 bits, 4096 64K segments

Format



Indexing X and Y

Indirection 48 bit word



I	X	Y	BR	EA	Meaning
0	0	0	0	PB D	<i>Direct</i>
			1	SB+D	
			2	LB+D	
			3	XB+D	
0	0	1	0	PB D+Y	<i>Indexed by Y</i>
			1	SB+D+Y	
			2	LB+D+Y	
			3	XB+D+Y	
0	1	0	0	PB D+X	<i>Indexed by X</i>
			1	SB+D+X	
			2	LB+D+X	
			3	XB+D+X	
0	1	1	0	I (PB D)	<i>Indirect</i>
			1	I (SB+D)	
			2	I (LB+D)	
			3	I (XB+D)	
1	0	0	0	I (PB D+Y)	<i>Pre-indexed by Y</i>
			1	I (SB+D+Y)	
			2	I (LB+D+Y)	
			3	I (XB+D+Y)	
1	0	1	0	I (PB D)+Y	<i>Post-indexed by Y</i>
			1	I (SB+D)+Y	
			2	I (LB+D)+Y	
			3	I (XB+D)+Y	
1	1	0	0	I (PB D+X)	<i>Pre-indexed by X</i>
			1	I (SB+D+X)	
			2	I (LB+D+X)	
			3	I (XB+D+X)	
1	1	1	0	I (PB D)+X	<i>Post-indexed by X</i>
			1	I (SB+D)+X	
			2	I (LB+D)+X	
			3	I (XB+D)+X	

Note LDX and STX instructions may only be direct or indirect

