# PRIME Technical Update

Subject: Backplane O	onfiguration Nur	nber: 3
Revision: Ø		
Date: October 10, 19	75	
Applicable Hardware:	All CPU's	
Applicable Software:	N/A	
Documentation Impact:	Supplements Maintenance Manu GPI User Guide (MAN 1676).	al (MAN 1677) and
the priorit	figuration rules for 10- and 17- y network, 32K memory boards, ex writable control store.	

This bulletin is one in a series of documentation supplements that supply current information on Prime hardware, software and documentation products. Prime Technical Updates introduce product improvements and revisions, and update existing Prime Computer user documentation.

PRIME Computer, Inc. 145 Pennsylvania Avenue, Framingham, Mass. 01701/(617) 879-2960

#### BACKPLANE CONFIGURATION RULES

This memo defines the configuration rules for the standard 10 slot and 17 slot backplanes as well as the special rules associated with the interim (two piece) 17 slot backplane.

- 1. The following rules apply for the 10 slot and new, one-piece 17 slot backplanes.
  - 1.1 The first increment of memory plugs into the top slot.
  - 1.2 All memory modules must be in adjacent slots.
  - 1.3 The preferable location for the CPU is between the memory and option boards.
  - 1.4 Priority for the option boards is established by relative position with the bottom slot having highest priority.
  - 1.5 No more than three slots can be skipped between options using the interrupt priority network.
  - 1.6 No more than seven slots can be skipped between options using the DMA priority network.
  - 1.7 There may be additional configuration requirements dictated by power distribution and supply limitations.
- 2. The following rules apply for the two-piece 17 slot backplanes.
  - 2.1 The first increment of memory plugs into the top slot of bottom 10 slot portion. All memory modules must be in adjacent slots and may only be plugged into the bottom 10 slot portion of the backplane.
  - 2.2 If a system has three or more memory boards then the slot just below the memory must be occupied by an option which uses the interrupt priority net to insure that priority is passed on to the upper seven slot position of the backplane.

- 2.3 If a system has seven or more memory boards then the slot just below the memory must be occupied by an option which uses the DMA priority net to insure that it gets passed on to the upper seven slot portion of the backplane.
- 2.4 Priority for the option boards is established by relative position with the bottom slot having highest priority.
- 2.5 The CPU must plug into the bottom ten slot portion.
- 2.6 No more than three slots can be skipped between options using the interrupt priority network.
- 2.7 No more than seven slots can be skipped between options using the DMA priority network.
- 2.8 There could be additional configuration requirements dictated by power distribution and supply limitations.
- 2.9 The slot select addresses are identical for the top seven slots of the ten slot section and the top seven slot section.

#### PRIORITY NETWORK CONFIGURATION

In recent weeks some systems have been put together that have had priority network problems. In order to clear up some of the confusion about how the option boards pass on the pri-net, I have included a list of options showing how each passes on the pri-net. I also have included some sample configurations to show how to avoid trouble. I have included some blank Backplane Configuration sheets, and I recommend that a sheet be filled out for each system in order to be sure the pri-net is OK. The difficulty with pri-net configurations arises because there are several techniques for passing on the network. I recommend that all future options pass on the pri-net via gates rather than jumpers.

Jumpering of Pri-Net by Option - Table 1

OPTION		INT NI	ET		DMX NET					
CPU (WW) CPU (etch) Option A (etch) Option B		(CA-17 (CA-17 Gate Gate		CA-19) CA-18)	Jumper Jumper Jumper	(CA-7	to	CA - 8)		
Control Panel			No	Affect	on Pri-Ne					
GPIB .		Gate				Gate				
PRIMAD Memory	Tumper	Gate	<b>t</b> 0	CA-18)	Tumpor	Gate (CA-7	<b>t</b> 0	CA - 9)		
MPC	Jumper	Gate	10	CA-10)	Jumper	Gate	10	CA-0)		
Mag Tape		Gate				Gate				
MSLC		Gate				Gate				
AMLC		Gate				Gate				
IPC		Gate				Gate				
Dig Out		Gate				Gate				
Dig In		Gate				Gate				
XCS/FLT		Gate				Gate				
BPIOC D/A		Gate Gate				Gate Gate				
MACI		Gate				Gate				
DS		Gate				Gate				
Diskette		Gate				Gate				
CR/CP/LP (MPC)		Gate				Gate				

The example below does not include power supply load considerations.

#### EXAMPLE 1

CPU, 32K mem, Option A, Option B AMLC. (See configuration sheet for example 1.)

The equipment requires:

CPU - 2 slot (wirewrap) 32K - 4 slots Option A - 1 slot Option B - 2 slots AMLC - 2 slots

11 slots

Must use 17-slot backplane - starting at the top put in memory.

Step 1 - Draw in memories starting at top.

<u>Step 2</u> - Decide what priority options are suppose to have. For purposes of discussion assume that the priority on the interrupt net is to be as follows: Option B, Option A, AMLC in order of higher to lower. Therefore, Option B goes in a lower slot # than either Option A or AMLC. Assume the following placement:

Slot	2	-	Option	В
Slot	4	-	Option	А
Slot	6	-	AMLC	
Slot	8	-	CPU	

- <u>Step 3</u> List options in left hand column and draw in the way the options pass on the pri-net. Consult Table 1 to find out how the option passes on the net. From Table 1 - Option A (etch) - Jumpers CA-7 to CA-8. All other options use a gate.
- <u>Step 4</u> Sketch in the pri-net interconnection on the backplane. The pri-net of each slot is connected on the backplane as follows:

0 is the driven point

$$0 \longrightarrow A \longrightarrow B, \longrightarrow C, \longrightarrow D$$
  
Slot N Slot Slot Slot Slot etc for  
N+1 N+2 N+3 N+4 DMX

<u>Step 5</u> - By observation of sketch determine if network is OK (unbroken). The network in the example is OK.

Example 1A shows a configuration in which net is broken.

This simple example demonstrates the technique to be used. It is very important to follow the procedure for large systems, particularly if options are to be left out of the backplane because of a ship-short situation. I have included two other examples of large systems that were shipped. Example 2 shows a broken pri-net which causes a problem while trying to run DOS-VM. Example 3 shows a system which had to ship-short two boards. The sketch allows the configuration to be checked.


#### Some General Comments

The rule of thumb that says no more than three slots between boards for the interrupt net and not more than seven slots between boards for the DMX net holds true if the nets are passed on by gates; however, options which jumper the net can cause trouble.

The maximum number of gate pairs for the INT net is four. The maximum number of gate pairs for DMX net is two. This constraint affects the number of blank slots that can be between options - see Example 4.

Avoid configuring memories such that options appear on either side as shown in Example 2. This means that some gates drive a large number of pins and thus a large amount of capacitance slowing down the pri-net.


BA	ICKPLANE CON	FIGUR	ATION	J - PRI	orit	Y N	ETW	ork	
EXAMPLE .		7	•						
OPTION	and the second		) = T		Daa		JET		
UPTION S	<u>567 NO.</u>	OAB					DE	F	Ξ <u>μ</u>
					T	Ĩ		$\overline{1}$	1_
	27			ļ ģ			14		2
	20		$\left\{ - \right\}$	/			4	4	
	38	+	14				++/	4	- +
	24		+		<b>₿</b>		┼╀╴	+	7
+ + + +	22			1 1			$\star$	+ <b>1</b>	
1 / /	21				$\square$	$\Box V$		$\mathbf{V}$	
	20/		A	Alex 1		Z		1	
	19/		$\left  \right $	/ /	<b>↓</b>	┦	+Å-	+	<u></u>
	18/		+ + 4		+	╉╼╾┠╴		14	- +
Memory - 3K	17 gr 16 de	1.05	1		┠	┨╦╌┨╌╸	╋╾╋╼	╉─┼	- +
Memory - 3K Memory - 3K	15 10		++			+-+	+	+	- +
P niterializer - 3K	14 0	5 T					+-+-	+	- +
	L/3 X X S								
	12. 65 4 0			9		<b></b>			14
				STET	┠╍╍┠╍╍	┨╼╍╌┥╌╌╸			
	9								
TEPU	8				- + -	┨╼╌┧╌╸			-
	7		1 1			×	- 4	++	- +
AML C	6	X-O-	**		×	XX	12-	++	-+-
m	5	y X	×		4	4	1	$\Box$	
Q OPTION A	4	XQX			XX			<u> </u>	
DPTION B	3	XX				<b> </b>		<u></u> -	
5 OPTION B	2	A					$\overline{++-}$		
	- leo 3 -	44	A 4			4 A			4 4
	St inch				T T	1 7	TT		
	Show K Co. 0	BPCIPNO- BPCIPNA- BPCTANB-	BPCIPNC		2 4	N B N D	27		BPCDPNH
	A. K. OS	H H	HH.		BPC DPNO BPC D PNA	BREDDUB	BPCDPND	BPC DPAF	BPCDPN
		BP BF	8 8 8		R R R R R	200 2	890 890	<b>3</b> 8 9	
	A S S	$\hat{\mathbf{C}}$	<u> </u>						
	3ACK PLANE	(CA-17) (CA-18) (CA-19)	(CA-20) (CA-20)		(F (B)-	$\overline{q}$	$\frac{1}{2}$	1 (1)	1.1.
3-7	Å.			· · · · · · · · · · · · · · · · · · ·	(1-4) CA-6		U.U		
				¥ *		к - <u>к</u> -	· 🔍 / ১৯০০	35 N	$\sim \sim$



BACKPLANE LONF, JURATION - TRIORITY NETWORK																		
EXAMPLE 2	EXAMPLE 2 - BROKEN PRI-NET																	
	SLOT A	· · · · · · · ·		•		NE		· · · ·	· · · · · · · · · · · · · · · · · · ·					ΕŢ		••••••••••••••••••••••••••••••••••••••		
$\bigvee$	<b>.</b>	مراجع معرب مربع الم		0	A J	BC	P			10-	A	B		D	E 7T	F	G L	Ħ
	271	1	/		A		$\mathbf{k}$		/		$\leftarrow$			1			1	
	2.5	/ /		1		1		1					Ζ			Ž		
	28					4	·	/			_	4		4	4	4	╤╪	-
	24		-			X					7							_
Data SET (DS)	23			*	<u>ît</u>	X	*			×	J			-	$\neg$		17	Г Х
AMLC	22			×		X	×	X	,	×	-01			_	_	╤┼	<u></u>	$\overline{\checkmark}$
<u> </u>	20	L			X	#	K	X							×	$\star$	7	7
GPIB	19	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	· ·	X	€	44	*	4		*	-1			커	坮	力	≠‡	メ
	18		1		#	$\frac{F}{V}$	+	3				_	* _				×	¥ +
BK Mem	17	<u>י</u>	1 - A	X	1	$\frac{1}{1}$	X	X	5	X			+ _/	<u> </u>	<u></u>			<del>~</del>
	16	<u> </u>	L	X		XX	4	- O	2	X			+		×	*	- †	
	14	Q X	4	X	X	XX	×	Ø	and the second se	×	<b>-</b> ×	$\star$	¥:	*	×			X
	13	Ň	2	×		x ¥	X			×			*	*		-	×	
	12	Q	-1	*		K K	X	<b>b</b>			<b>★</b> ★		*	-	X	~	*	4
	//			*	*	XX					X X	<u>*</u>		×		×	Î	×
BK Mem	/0			×.	$\mathbf{X}$	<u>-</u>			-5	. X			x		×		$\overline{\star}$	<u> </u>
OPT A	8	2	÷	X	1		×			X	X	×		$\star$		$\star^{i}$		
	7	<u> </u>				X	4		:		ž		$\times$		×	-		
CPU(WW)	6			*	÷		×		: 	X	냋	×	*	*		-+	-+	
	5		1	3	×1					Z	X	7	<u>_</u>		╧			
MTU	3		I		X		1				X	C					- †	•
OPTB	2		:	X			+	:	1	X	ť				$\exists$	$\exists$		
								<u> </u>			·				l		j	Å
				¥	<b>.</b>	<b>††</b>		·		4	4	1	1	1	4	4	1	T
			-	10	-4-2		AZ	·		0	¢ 7	8	- C	- 40	ц Ч	ι L	UV V	HNC
			NO.	IPN	BPCTPNA	BPCIPNB RPC + PALC	BPCHANI			da	ZdQ	PPV	NAD	BPCDPND	DPA	BREDPNI	Nd 4548	RPCDPNH
			S.C.	BPCIPNO	BPG	BPCIPNB RPCTPNC	2 2 2			BPC DPNO	BRDPNA	BRDPNB	BRDPNO	BPC	BPCDPNI	830	80 100	RP
			¥															
			BACK PLANE	, <u></u>	(81-		22	• •		い	θ.	q	6	- <u>-</u>	-12,	- m	± :	5
3-9			Ach	CA-I	CP-		5, <b>√</b>	• •		CA-7)	L P	C.A.	C A C	U,	.A.	A U		Þ
الم المانية المتحالية الم المانية الم	• •	• • • • •	മ	$\cup$	U`	~~~	-		1		<u> </u>		3	S	~!!	ڑت، ا	Y	

EXAMPLE	- 2	A -		- P	0-	7		-~	 	11				•••		-	<b>-</b> .	-
OPTION _	SLOT	NO.			NT.					VE				N		<del></del>	•	÷.
					0 A			Ð	1	• • • • • •				<u>с</u>			F	5
					Ţ	T					F	Ť	Ī,	1-	$\overline{\square}$		r-	1
	27				Δ		Z		/				1		$\mathbb{Z}$			
	26	<u>/</u>		Ă		V		$\square$									$\mathbb{Z}$	
	22			4	$\dashv \mathcal{L}$	1	-				Ł		4	4		/		
	24	2 2 2 2 2					"						<u> </u>	$\star$		+		~
DS	23	Ĩ			*+4			Z			*	Z			÷		Ź	×
	22	<u>u</u>	<u>lv</u> _		*		X		- ŽI	<b>v</b>		X		1			×	X
AMLC	21	N	t t		<b>*+</b> 0	1×		Ž		<b></b>	1×	t t			Ź	×,	Ź	$\frac{\gamma'}{1}$
	20	8£1	in.	-+	X		K	Z		<u><u></u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u>		17		Z	Ž	X	*	×
<u>GPIB</u>	19				中少	7		X,	Lt)	<u>0.</u>	×	R	É	ř.	Å	力	1	
Old ME	18	2	5		Ł	6	4		0.	<del>7</del> +	12	E	ß	<b> </b> *	×	×	♪	$\frac{1}{x}$
BK MEM	16	3			Z	6			V.	+ 7	12	E			*	X X	<u>プ</u>	7
	15		$\overline{}$		Z				86		15	S	4	X	$\frac{x}{2}$	$\frac{1}{2}$	7	×
	13		3 M M			1		Y.	8.		12		X	$\left  \mathbf{x} \right $	л Х	$\frac{1}{2}$	X	$\rightarrow$
	13	-R						1.	5	$\sim +$	Ź	Ê	X	K		X		
	12		2			1	7	*	-5 ,	∞	X		κ κ	X	*		×	
			4	5	47	1	X	-7	LU.	6+	Ż		*	×		$\prec$	<u> </u>	r (1
BRMEM	10	0	Ř	-	XX	×		X	1	21	Ż	X	$\overset{'}{\kappa}$	$\vdash$	×		-	
OPT A.	9	2	à	>	Áð			-	Q	׆	X	K		「				-
MTU	8			5	$\overline{\mathbf{A}}$	1					X	1-1-	*	H		-	_	-+
	7				7				999 999 80 89 99 99 7 9 9 9 7 9 9 9 7 9		P	7				Í		-
OPTB				7	40				- 1999		X	Ð			-	-	-	-
	-5		į	i					لي ا	:								T
CPU (WW)	4	L V	1	:					<b>N</b>	. <u>Ľ</u>								T
	6523	e ë	I .							o ein								
	2								3	Y								
	-1	optio 9 ate							- 00710	a							. [	J
		ja d	5		A: 4	4		4	ð		4	4	4	4	4	4	Ą	4
					1 4	8-	ц С	I A	1	4	Ţ	1	<b>\</b>	'    (	: I 1		1	1
		-votoo	j	1	2 Z	BPCIPUB	PN N	BPCTPND.	OP Ion -		12	E Z	NB	2	AN	N.E	pvl	BRD PNG
		5			ξĐ	H	H	H	S S	1	à	D D	d A	Â	d a	Ā	À	8
		ত ম	a		BPCTPND	8	BPCI PNC.	ВP	-	4	BREDPNO	BPCDPNA	BRDPNB	BRDPNC	BPCDPND	BPCDPNE	BRCDPNF	
		57	BACK PLANE Pin NO.						7					• _ ]			4	~
	1.	la la	619		<u>;</u> @	6	60	2	2	<b>~</b>		- (0)		$\hat{o}$	$\Xi$	3	(5)	E
3-10			ž	<b>*</b>	(CA-18)	(PI-A)	4	(CA-21	ھمر اب : پ	X	(CA-7)	ा त	CA-9	CA-I	- A	ŧ	1	
5-10	: 4	MAX Delay	BA		у U	Y			MAX Delay	× A	CA (CA	C₽)	Ū	Ľ,	CA	E)	Ų.	Ū,
$\infty$ , the set of $\mathbb{R}^{n}$		E H	•		•	• •	•			· • •		•		· •				

PAGE BAG	KPLANE CON	FIGURATION - PRIC	DRITY NETWORK
		MICH EX	
OPTION	LAT NO.	TNT NET	DMX NET
UFTION		OABCD	OABCDEFGH
na an an anna an ann ann an an ann ann	and a second gradient of a second		
8K MEMORY	27	XXXXXX	XXXXXXX
	2.2	XXXXXX	XXXXXXX
	25	XXXXX	XXXXXXX
	24	XXXXXX	XXXXX X-
	23	X X X X	XXXXXXX
	22	XXXX	XXXXXX
41	21	XXX X	XXXXXXX
BK MEMORY	20	X X	XXXXX
	19	× 0 × ×	
MAG TAPE	18	XX	XXXXX
V Marie	17	X X X	×0 × × × -
K MSLC	16		XXXXXX
E D. 1	15	X	XXXXX
CAU	14	XX	XXXXX
WCS	13	A HANNEL	
WC S	12	XXXX	XXXXX
	11	XXX	A X X X
OPT A	10	X CHITHUX	AO
AMLC	9		XXXX
O mi C	3		
AMLC	7		XXX
DS	6	Min he her like	
P3	5		XX
NA MORT	<u> </u>		
* MACI	3		
OPT B	2		
OPT B			
			4 4 4 4 4 4 4 4 4
			PC DPND- PC DPND- PC DPNA- BC DPNC- SPC DPNE- SPC DPNF BPC DPNF
	Ś.	BPCIPNO BPCIPNB BPCIPNC BPCIPNC	BRC DPNA- BRC DPNA- BRC DPNA- BRC DPNC- BRC DPNC- BRC DPNE- BRC DPNF- BRC DPNF-
	A A		
3-11		Baa aa	BREDPND BREDPNA BREDPNC BREDPNC BREDPNC BREDPNE BREDPNE BREDPNE
	LEFT OUT TAY TIME BUT DONT	0005	
	LEFT OUT	1-	$\nabla \omega d \bar{o} = \bar{a} \bar{b} = \bar{c}$
OF BKPL A		ССА-17) (СА-19) (СА-20) (СА-21)	
OF SHIPMENT	RUI DONI C		していていいい
BREAK PRIORIT	Y NETWORK		



BACKPLANE CONFIGURATION - PRIORITY NETWORK

OPTION	<u></u>	ot 1	VO.	· 	IΝ	Т.	N	εī			r=	Dr	n×	<u> </u>	Ni	<u>E</u> 1				
$\sim$						A					2	2,4	A	B (	2	D	E	F	9	<u>H</u>
												_						{		
		27										-+								
•		26										_								
		25							$ \rightarrow $			_	-+							
		24										_								
		23											$- \downarrow$		$\square$					
		22												-+					}	
		21																	_	
- ·		20																		-
<b>41</b>		1.9				T														
		18						T												
•		17				T														
		16					Ì													
	1	15					Ι										Т			
		14																		
		13																	_	
$\sim$		12																		
<u></u>		11																		
		10																		
		9																		
		8																		
		7																		
<b></b>																				
••••••••••••••••••••••••••••••••••••••		6 5		·····									Π							
<u></u>		4																		
<u></u>		3																		
		20 60																		
	•	•••			A	4	ŧ	4	4	•		4	4	4	Ą	4	4	Ą	Ą	4
					Ţ	1		i,								-	1	i	i	
				ð	ö	NA NA	NB NB	ž	12			0	¢7	ЗВ.	ò	A 7	ш Z	2	5	Nd
				N	BPCIPNO-+	BPCTPUA-	BPCIPNB-	BPCIPNC-+	BPCHPND-+			BPC DPNO-	BPC DPNA-	BREDPNB-	BRDDNC-	BPCDPND-	BPCDPNE	BPCDPNF	BPCD PNG	BPCDPNH
				Pw	ل ک	50	Å Å	2 2 2	200			J.	ц Я	J.	R	لي ال	9	Å	8	3 PC
$\sim$				BACKPLANE PIN NO.	Ď	ω.	ι.	( <u>۲</u> )	ш			മ	â	8	60	U.J	α.	4		
- -				LAN	$\sim$	5	$\widehat{}$	Q	E							$\subseteq$	$\overline{a}$	<b>.</b>	5	
	3-13			X	(ch-h)	(CA-18)	(C A - 19)	(06-A)	1.1			7	9	(CA-9)	(CA-10	(CA-II)	ī	(CA-13)	-	$(\zeta h - I \zeta)$
				AC	CA CA	U U	A V	U U U	J	,		(CA-7)	¢	€ ]	¢	SU.	S	A U	<b>∢</b> .	
				Ш	$\bigcirc$	$\bigcirc$	9	~			•	3	3	J	3	Ċ		$\sim$	U)	(

#### SYSTEM CONFIGURATIONS WITH 32K MEMORY BOARDS

This memo discusses the system characteristics of the 32K board relative to power, physical slot location, and mixing with 8K boards.

Characteristics:

- 1. The 32K board has approximately the same power requirements as the 8K board.
- 2. The PRIME power supplies will support eight boards maximum. Therefore, no combination of the two board types may exceed this maximum.
- 3. The present 32K board operates at 750 ns read cycle and 600 ns access. It is therefore compatible with the Pl00, P300 and the P300 with P200 memory interface timing. ECO #1511, 1512 must be installed in a CPU to make it compatible with this memory.
- 4. It is anticipated that a faster version of this board will be available in 2075 and will operate at the standard P300 speeds of 600 ns cycle and 440 ns access.
- 5. Timing adjustments are made on the board with the cycle being initiated by PRECH. No adjustments are necessary or permitted.
- 6. The attached charts (A and B) show the response of the 8K and 32K modules to address stimulus for the various physical slots. Referring to these charts, one can see that multiple configurations are permitted.

For a 10 slot backplane:

 8K modules are addressed sequentially from slot 10 to slot 1 permitting addressing up to 80K. The 32K modules are addressed sequentially from slot 10 through slot 3 permitting addressing up to 256K. Slots 2 and 1 repeat the selection of up to 32K and up to 64K. Therefore, for a machine having 128K, it is possible to configure four 32K boards in the following ways:

3-14

#### For a 17 slot backplane:

 8K modules are addressed sequentially from slot 17 through slot 1 permitting addressing up to 136K. The 32K modules are addressed sequentially from slot 17 to slot 10 permitting up to 256K. Slots 9 to 2 repeat the sequence of up to 256K and slot 1 becomes the third slot addressing the first 32K of memory. Again for a 128K system there are numerous combinations of slot assignments:

8

17, 16, 15, 14
9, 8, 7, 6
17, 16, 7, 6
9, 8, 15, 14
etc., etc.

Mixing Modules:

The 8K and 32K boards may be mixed in a system provided that there is no overlap in address space per charts A and B. If contiguous memory addressing is required, it is generally easier to use the 32K boards in the lower addressing space.

Example 1 - Upgrade 32K of 8K modules (4) to 96K.

Solution	I	- 1. 2. 3.	8K board slot 8K board slot	16 9 8	
			8K board slot 8K board slot	7 6	
Solution	11	- 1.	8K board slot 8K board slot 8K board slot 8K board slot	17 16 15 14	
		2. 3.	43K board slot 32K board slot	8 7	

3-15

Example 2 - Upgrade 48K of 8K modules (6) by adding two 32K modules and obtaining 112K.

Solution I -	1.	32K board slot	17
	2.	32K board slot	16
	3.	8K board slot	9
	4.	8K board slot	8
	5.	8K board slot	7
	6.	8K board slot	6
	7.	8K board slot	5
	8.	8K board slot	4
	1. 2. 3. 4. 5. 6. 7. 8.	8K board slot 8K board slot 8K board slot 8K board slot 32K board slot 32K board slot 8K board slot 8K board slot	17 16 15 14 7 5 4

#### DOS/VM:

The above examples illustrated means of obtaining contiguous memory with mixed boards. DOS/VM requires that the first 32K be contiguous, but the remaining memory may have "holes" in the addressing scheme. Therefore, there is some added flexibility in configuring this type of system.

# <u>Chart A</u>

# 10 Slot

Slot Number	Slot Address	Memory	Increment
	Bits	8K Bd	32K Bd
10		8	32
9	11110	16	64
8	11101	24	96
7	11100	32	128
6	11011	40	160
5	11010	48	192
4	11001	56	224
3	11000	64	256
2	10111	72	32
ŧ	10110	80	64

3-17

## <u>Chart</u> B

# 17 Slot

Slot Number	Slot Address	Memory Increment
	<u>Bits</u>	8K Bd 32K Bd
17	HIII	8 32
16	11110	16 64
15	11101	24 96
14	11100	32   28
13	11011	40 150
12	11010	48 192
11	11001	56 224
10	11000	64 256
9	10111	72 32
8	10110	80 64
7	10101	88 96
6	10100	96 128
5	10011	104 160
4	10010	112 192
3	10001	120 224
2	10000	128 256
I	01111	136 32

.

### SYSTEM CONFIGURATION OF XCS

CPU and XCS or Floating Point should both be powered from the same power supply on the same backplane.

All Writeable Control Store configuration should be configured below the CPU.