MAN1883

AMLC User Guide

Revision 1 May 1974

.



145 Pennsylvania Ave. Framingham, Mass. 01701 MAN 1883

Revision 1, May 1974

Reprinted February 1975

Copyright 1975 by Prime Computer, Incorporated 145 Pennsylvania Avenue Framingham, Massachusetts 01701

Performance characteristics are subject to change without notice

Table of Contents

Page

Highlights of AMLC
AMLC Type Number Descriptions
Programming
Table of AMLC PIO Instructions
Definition of PIO Instructions
The Skip Properties of the OTA and INA Instructions
A Register Format for OTA and INA Instructions
Format of Data in Memory
Start-up Procedures
Continuation Procedures
Shut-down Procedures
General Block Diagram Description
How to prder
AMLC Calles, Cable Signal/Connector Pin List
AMLC Connector Signal Name List

HIGHLIGHTS OF AMLC

PRIME'S AMLC is an efficient, flexible way to interface fullduplex asynchronous data lines to a PRIME computer. These lines can connect to RS232-C/CCITT V24 or 20 ma compatible terminals, peripheral devices, and 103/113/202 data sets. The AMLC performs bit-serial to/from character-parallel translation. A single circuit board services 8 or 16 lines. Additional boards are used to satisfy requirements for more than 16 lines.

Interfacing to the central processor is via programmed I/O, interrupt and direct memory transfer.

Flexibility is achieved by allowing software to select on a per line basis the speed, character format and parity. The AMLC has the capability to loop back each line and singlestep the logic control clock. This helps isolate line and data set problems from the AMLC. Once failures have been isolated to a major unit or board, repair can be accomplished by simply replacing the board.

Transmission Type: Full or half duplex.

Interface to PRIME Computer:

Received data and/or line status	-	DMA/DMC	
Transmitted data	-	DMT	
Line control and line configuration	-	Programmed	I/0
End of range for receive DMA/DMC channel	-	Interrupt	
Character time interval (if enabled)	-	Interrupt	
Data set control and status	-	Programmed	I/0
User-specified speed	-	Programmed	I/0

Software Controls (per line; enable/disable):

Transmit line break-space character Transmit line mark character Transmit data Receive data Receive off, report open line Loop back Echo mode Interrupt every character time Data set control Status Reporting:

Open line (or break character) Character overrun on received data Incorrect stop bit Data set status

Program Selectable Line Configuration Parameters:

Character size (exclusive of parity bit):

5, 6, 7 or 8 bits

Stop bits:

1 or 2 stop bits

Parity:

Odd, even or no parity; checked on incoming lines. generated on outgoing lines.

Echo:

On a character basis when enabled. Characters are received, checked, and retransmitted if correct.

Speed:

Under program control, each line can select one of eight clock speeds. Of these eight, four are fixed at 110, 134.5, 300 and 1200 baud. A fifth clock can be specified by the user. The clock is generated by the overflow from a preset 12 bit counter. The preset is implemented by a program loaded register. The remaining three clocks can be jumper selected by the user from the following speeds: 75, 150, 600, 1800, 2400, 4800, 9600, and 19,200 baud. Default selection is 75, 150, and 1800.

Data Set Interface (per line):

AMLC Type	<u>Control</u>	Status
5002, 5004	 Request to Send Data Terminal Ready Originate Mode/Supervisory Transmit Data Local Mode/Terminal Busy 	 Clear to Send Data Set Ready Carrier Detect Supervisory Received Data
5052, 5054	l control	l status
5075	l control * ma current loop lines (number 0 ntrol/status lines	l status * -7) have no

AMLC TYPE NUMBER DESCRIPTIONS

Туре	Description
5002	AMLC for 103/113/202 data sets; RS232-C/CCITT V24, eight lines.
5004	AMLC for 103/113/202 data sets ; RS232-C/CCITT V24, sixteen lines.
5052	AMLC for direct-connected devices: RS232/C/CCITT V24, eight lines
5054	AMLC for direct-connected devices: RS232-C/CCITT V24, sixteen lines.
5075	AMLC for direct-connected devices: eight lines @ 20 ma, plus eight lines @ RS232-C/CCITT V24.

5002, 5004 have full data set control: four control signals and four status signals per line.

5052, 5054 and 5075 have limited data set controls: one control signal and one status (or sense) signal per line. (5075: on RS232 lines only, not on 20 ma current loop lines). PROGRAMMING

TABLE OF AMLC PIO INSTRUCTIONS

OP Code Bits 1-6	- 14 ₈	348	54 ₈	74 ₈
Func-	0.070	6115		
Bits 7-10	e UCP)	SKS	INA	ΟΤΑ
00	Stop Clock		Input Data Set Status	Output Line # to Read DSS*
01	Single Step Clock			Output Line Configuration
02				Output Line Control
03				Output DSC*
04		Not Interruptin	g	
05				
06				
07			Input Status (& Clear))
10				
11			Input I.D. Number	
12	Set Normal Mode		-	
13	Set Diagnostic Mod	e	·	
14	_		DMA/DMC Channel (RC)	DMA/DMC Channel (RC)
15	Set Int Mask		DMT Base Address (TX)	DMT Base Address (TX)
16	Clear Int Mask		Input Vector Address	Int Vector Address
17	Initialize			Programmable Asynch Clock

*on 5002, 5004 only

DEFINITION OF PIO INSTRUCTIONS

- OCP'0000+DA Stop AMLC System Clock. Used as debug aid and is effective only in the diagnostic mode.
- OCP'0100+DA Single Step AMLC System Clock. Used as debug aid and is effective only in the diagnostic mode.
- OCP'1200+DA Select Normal Mode of Operation. In this mode it is possible to run all lines and issue all OTA, INA commands.
- OCP'1300+DA Select Diagnostic Mode of Operation. In this mode it is possible to do all functions as in the normal plus OCP 'stop clock' and OCP 'single step clock' for debug purposes.
- OCP'1500+DA Set Interrupt Mask. Enables AMLC interrupts.
- OCP'1600+DA Clear Interrupt Mask. Disables AMLC interrupts.
- OCP'1700+DA Initialize AMLC. This command will clear all flip-flops and registers in the AMLC, start the AMLC clock and, over a period of one line scan, clear all the line control bits in RAMC to zero. For the period of the one line scan the AMLC will respond not ready to PIO instructions.
- SKS'0400+DA Skip if Not Interrupting. Tests AMLC Interrupt and skips if the AMLC is not interrupting.
- INA'0000+DA Input Data Set Status.
- INA'0700+DA Input AMLC Status.
- INA'1100+DA Input I.D. Number.
- INA'1400+DA Input DMA/DMC Channel Address.
- INA'1500+DA Input DMT Base Address.
- INA'1600+DA Input Vector Address
- OTA'0000+DA* Set up Line Number to Read Data Set Status.
- OTA'0100+DA Set up Line Configuration
- OTA'0200+DA Set up Line Control.

*On 5002, 5004 only

OTA'0300+DA* Output Data Set Control.

OTA'1400+DA Set up DMA/DMC Channel Address.

OTA'1500+DA Set up DMT Base Address.

OTA'1600+DA Set up Interrupt Vector Address.

OTA'1700+DA Set up Special Asynchronous Clock.

DA = Device Address. Standard DA = '54. In systems with multiple AMLC's, the DA can be changed by jumpers to uniquely identify each AMLC. INA and OTA instructions are more fully described in the "A-Register Format for OTA and INA Instructions" section below.

THE SKIP PROPERTIES OF THE OTA AND INA INSTRUCTIONS

INA'0700+DA, Input AMLC Status (and Clear), always skips. All other OTA and INA instructions will not skip if the AMLC common control logic is busy. Worst case delay is approximately 20 microseconds representing between .5% and 50% of the character time busy for 16 lines at 110 baud and 9600 baud, respectively. The "no-skip" condition should not be considered an error condition. The instruction will skip when the AMLC common control logic is not busy.

A REGISTER FORMAT FOR OTA AND INA INSTRUCTIONS

OTA'0000+DA (Model 5002, 5004 only) - Set up line number to read Data Set Status

Output Line number to read Data Set Status. This instruction should be followed immediately by INA'0000+DA (see below).

A Register 1 2 3 4 5 16 - Line # '00g - '17g

*On 5002, 5004 only



OTA'0100+DA - Set up line configuration

- <u>Note 1</u>: The parity bit if enabled is additional to the character bits. (i.e. It is concatinated with the character. It is last bit to be transmitted.)
- <u>Note 2</u>: On the basic AMLC board there is provided one control lead per line. Typically this could be used as "Request to Send" or "Data Terminal Ready" where some partial subset of full data set control is sufficient for customers uses. (Models 5052, 5054 only)

OTA'0200+DA - Set up line control



Note 3: Transmit and/or character time interrupts should not be enabled when echo back is enabled.

Note 4: Bits 15 & 16 should never both be set at any one time.

OTA'0300+DA - Output Data Set control (for 5002, 5004)



Data set control bit for types 5052, 5054 and the 8 EIA lines of the 5075 is set by OTA'0100+DA, Set up line configuration.

A Register		SIGNAL/TYP	E OF MODEM	
Bit	103A	103F	202 C/D	113
16		Request to Send	Request to Send	
15	Data Terminal Ready		Data Terminal Ready	Data Terminal Ready
14		Originate Mode	Supervisory Transmit Data	
13		(Note 1) Local Mode		Terminal Busy

Note 1: Control of the 'Local Mode' lead on a type 103F modem can only be achieved by changing jumpers on the DSC board. See diagram below.



normal jumpers

----- jumper to enable control of "Local Mode"

There are four jumper DIP sites on the DSC at locations 6L, 14L, 29M and 43L. The jumper DIPs are set up as shown on the next page.

JUMPER/LINE ASSIGNMENT

DIPSITE/LINE # JUMPER ASSIGNMENT

43L	29M	14L	6L
0	4	8	12
1	5	9	13
2	6	10	14
3	7	11	15
	43L 0 1 2 3	43L 29M 0 4 1 5 2 6 3 7	43L 29M 14L 0 4 8 1 5 9 2 6 10 3 7 11

OTA'1400+DA - Set up DMA/DMC channel address



DMA/DMC channels are addressed by referencing the first word of the control word pair associated with each channel. DMA channel control word pairs are located in consecutive pairs of locations in the high speed register file (from location '20 through '37). The first pair of control words governs DMA channel one, the second pair governs channel two, and so on through locations '36 and '37 for channel eight. In each control word pair, the first word specifies the channel range (the two's complement of the number of words to be transferred: specified in bits 1-12) and the second word contains the address of the next word to be transferred. DMC control word pairs are located in consecutive pairs of main memory locations (from location '40 through '3776). In each DMC control word pair the first control word specifies the address of the next word to be transferred, and the second control word specifies the address of the last word to be transferred. All control words are set up under program control.

Further description of DMA/DMC operation is covered in the 'Format of Data in Memory' section on page 17.



The AMLC uses DMT to transfer data from memory for subsequent line transmission. In the DMT mode of operation, the AMLC provides the memory address of the data it requires. The base address is a pointer to the first word of an 8 or 16 word data stack; i.e., one word/line. The base address must have zeros in the 4 least-significant bits and be in the first 64K of memory. Each word or data cell is sequentially associated with a line on the AMLC. When the AMLC is ready to transmit a charactor on a line it adds the line number (0-17)with the base address and accessess the corresponding data cell. If the data cell contains a valid character, that character is transmitted and a second access to the data cell is made to clear it to all zeros. To output a string of characters, the program inspects the data stack for empty cells and fills them with the next character or line control. Due to the way DMT is used, no End Address is necessary. Address Bits 00 and 99 will always be zero.

Further description of DMT operation is covered in the 'Format of Data in Memory' section on page 15.

OTA'1600+DA - Set up interrupt vector address



The vector address is the memory address of the interrupt service routine. In the standard interrupt mode this address is always '63. In the vectored interrupt mode, a unique service routine can be written for each interrupt. The interrupt mode is selected by issuing either an ESIM (Enter Standard Interrupt Mode) or an EVIM (Enter Vectored Interrupt Mode) command. There is a single interrupt associated with each AMLC controller. This interrupt represents selected Character Interval, End of Range (for DMA/DMC input transfers), or "Change of Data Set Status" (models 5002, 5004 only).

OTA'1700+DA - Set up special asynchronous clock



A 12 bit word is loaded into the A-register bits 5 through 16 and is output to a register on the AMLC which controls a 12 bit counter. Below is a table of constants to be loaded to generate certain specific data baud rates.

Baud Rate Required	Constant	Actual Baud Rate
30	6557	30.001
4 5	4777	45.002
50	4377	50.002
55	4056	54.991
100	2177	100.005

INA'0000+DA - Input Data Set Status

a) Type 5002, 5004: This instruction should follow an OTA '0000+DA



A Register		SIGNAL/	TYPE OI	MODEM			
Bit	103A	103F	·····	202 C/I)	113	
16	Clear to Send	Clear to	Send	Clear to	Send	Clear to	Send
15	Data Set Ready	Data Set	Ready	Data Set	Ready	Data Set	Ready
14	Carrier Detect	Carrier	Detect	Carrier	Detect	Carrier	Detect
13				Supervis Received	ory Data		

- 12 -

b) Type 5052, 5054, and 8 EIA lines of 5075:

 1
 2
 15
 16
 A-Register

 DSS Lines
 01-14
 DSS Line
 00

Typically this bit will be used for 'Clear to Send' when connected to modems or peripherals with a serial EIA interface. Data sense in the A-Reg is: $1 \rightarrow 0$ off, $0 \rightarrow 0$ n.

INA'0700+DA - Input AMLC status (and clear)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 A Register Line # of Line Giving 'Character Time Interrupt' 1 = controller in diagnostic mode 0 = controller in normal mode 1 = Interrupts Enabled 0 = Interrupts Disabled (i.e. FMASK reset) -'Char. Time Intrp' Indication #2 (Note 6) -'Char. Time Intrp' Indication #1 0 = AMLC receiving into 1st buffer 1 = AMLC receiving into 2nd buffer 1 = AMLC interrupting because Data Set Status has changed (Models 5002 5004 Line # of line whose Data Set Status has changed. This line only) # is only valid when bit 7 is a 1. 1 = clock running0 = clock stopped (i.e. FRNEN reset) -1 = End of Range Interrupt

When INA '0700+DA is performed, bits 9, 10 and 13-16 are cleared to zero.

<u>Note 6</u> - A character time interrupt will set bit 9 and put the line # on bits 13 through 16. If before an INA '0700+DA can be performed, a second character time interrupt occurs, bits 9 and 10 will both be set and a new line number will be set in bits 13 through 16.

> Bits 9 and 10 both being set means that the line whose number is in bits 13 through 16 has interrupted and another line has previously interrupted but the line # has been overwritten.



INA'1100+DA - Input I.D. Number

The Slot # is encoded as follows:

Name	<u>Conn Pin</u>	<u>I/O Bus Bit</u>
BMCEXS1	A-87	4
BMCEXS2	A-89	5
BMCSS01	A-91	6
BMCSS01	A-93	7
BMCSS03	A-95	8

The Slot # is encoded on the backplane and this information is simply "passed on" during the INA. The X is for variation of the basic device type called out in the I.D. and is normally 00.

The Device I.D. is the standard device address for that type of device, in this case 54_8 , and is intended to identify the type of device that is in the system.

In network applications, this instruction allows a common program to tailor itself for different configurations. It also permits the program to check if controllers have been placed in their proper slot after board replacement maintenance has been accomplished.

INA'1400+DA - Input DMA/DMC Channel Address

A-Register contents are identical to those shown for OTA'1400+DA.

INA'1500+DA

A-Register contents are identical to those shown for OTA'1500+DA.

INA'1600+DA

A-Register contents are identical to those shown for OTA'1600+DA.

- 14 -

Format of Data in Memory

Data transfers between CPU and AMLC are by DMA or DMC for 'Received Data' and 'Line Status' (i.e. frame error, break, etc.) and DMT for Transmit Data.

Transmit Data

A location in RIORF will store bits 1-12 of the DMT address and bits 00 and 99 will always be zero.

This 14 bit address will locate a CPU memory address the last four bits of address being zero. By concatenating the four bit line number with the stored 14 bit address and presenting the whole 18 bits on the address lines during DMT cycles the AMLC can accrss a block of 16 CPU memory cells anywhere in 64K of memory. These 16 cells will be referred to as dedicated cells.

When a DMT request is made the AMLC will fetch the contents of the dedicated cell (D.C.) and inspect bits 1, 2 and 3, the data format is shown below.



÷.

The AMLC will input the DC to the RD register and will inspect bits 1, 2 and 3. If any of these bits is a 1 the AMLC requests another DMT cycle, but this time make an input with an all zero character to clear DC. The software knows when it sees DC cleared that data has been taken.

Within the AMLC bits 1 and 2 are always transferred with the character field to the line interface. Bit 3 is used as a timing device as follows:

The use of UARTs in the line interface means that from the time the last character in a message is taken from the DC, approximately two character times will elapse before it is safe to disable transmit and enable receive. Let us assume that the software will maintain a queue (q) to indicate the number of characters left in a message and provide two bits per line as a two bit counter (C). To turn a line off at the end of a message bit 3 is set each time the DC is filled and used as an indication to software that the DC has been fetched by the AMLC. Bits 1 and 2 being zero means the line will start to mark at the conclusion of the message. The flow chart below explains the sequence of events to be followed.



Receive Data and Line Status

Received data and line status is inputted to the CPU via DMA or DMC. Input is to a tumble table, i.e. each input contains a line number and data and causes the DMA/DMC base address to increment.

Although only one DMA or DMC channel address is output to the AMLC OTA'1400+DA, two adjacent channels will be used, i.e. two buffers in CPU memory. Bit 15 of the channel address is toggled by the AMLC every time an End of Range occurs. Thus, an End of Range will not cause loss of data if the software inputs AMLC status (INA'0700+DA within a buffer time.

Bit 8 of the AMLC status word will define which of the two input buffers the AMLC is currently using.



Sta	irt up Procedure	Instruction
	Operation	
1.	Identify all AMLCs in system	INA'11XX
2.	Initialize controller and clear all line control flags in RAMC (i.e. TX enable, RC enable, etc).	OCP'1754
3.	Set up transmit DMT channel i.e.,output base address of block of 16 decidated cells for transmit characters.	OTA'1554
4.	Set up 2 receive DMA/DMC channels in CPU.	See CPU Reference Manual
5.	Output receive DMA/C address to AMLC.	OTA'1454
5a.	Set up vector address in CPU.	·
6.	Output interrupt vector address to AMLC	OTA'1654
7.	Set interrupt mask	OCP'1554
8.	Output constant per programmable baud rate clock.	OTA'1754
9.	At this point if the AMLC configura- tion is known, all lines can be configured by an OTA'0154 and later, when one wishes to transmit, receive, an OTA'0254.	
	or.	
	if polling terminals which are not all the same speed or data format, the OTA'0154 (configuration) may be performed just prior to the OTA'0254 (transmit enable, receive enable, etc.).
	Either way OTA'0154 always precedes OTA'0254.	
A CTT	$\mathbf{D} (\mathbf{U} \mathbf{P} \mathbf{A} \mathbf{D}) = \mathbf{U} (\mathbf{U} \mathbf{P} \mathbf{A} \mathbf{D}) = \mathbf{U} \mathbf{U} \mathbf{A} \mathbf{D} \mathbf{D}$	

Note: MASTER CLEAR (HSYSCLR) condition, stops the AMLC clock, clears the UART, MARKS all lines. Start-up procedure should follow a MASTER CLEAR condition.

Continuation Procedures





Interrupts

End of Range (EOR)

The End of Range flip-flop (DEORF) is set by a signal from the CPU when one of the allocated DMA/DMC blocks of CPU memory has been filled. DEORF being set will cause the AMLC to change the channel address to the alternate buffer.

The interrupt routine should include an INA'0700+DA and the EOR will show up as bit 1 in the A-Register being set. INA'0700+DA will also clear the EOR.

Character Time Interrupts

Each line has a control bit enabling it to generate an interrupt every time the Transmit Buffer is empty. This interrupt will work regardless of the state of Transmit Enable, but should not be enabled when echo back is enabled.

When the software enters the AMLC interrupt routine it should perform an INA'0700+DA. Bit 9 is the 'Character Time Interrupt' indication and bits 13-16 comprise the line number of the line causing the interrupt. The INA'0700+DA will reset bits 9 and 13-16 to zero.

This feature can remove the need for a Real Time Clock option.

Shut-Down Procedures

There is no specific shut down procedure. Some systems may leave Receive enabled all the time and rely on software recognition of a specific character where initiation of communication is from an outside source.

Other systems would always shut down Transmit Enable/Receive Enable when communications with the line is not required.

General Block Diagram Description

The main component parts of the AMLC Block Diagram are:

a) RIORF

This is a 16 X 16 RAM used as registers for the:

- 1) Interrupt Vector Address
- 2) DMA/DMC Channel Address
- 3) DMT Address (Bits 13-16 come from line number).



- 21 -

b) AMLC Status Register

This is a combination of registers and individual flip flops which can be interrogated by an INA'0700+DA to ascertain AMLC status.

c) RAMC

This is an 8 X 16 RAM. One memory location is allocated per line for the following control bits:

- 1) Transmit Enable
- 2) Receive Enable
- 3) Receive Off Report Open Line
- 4) Echo Mode
- 5) Enable Character Time Interrupts
- d) RD Register

This is a 16 bit register. It is used as temporary storage of 1) transmit character from CPU before they are transferred to the *UART in the line logic, 2) line control bits to be written into RAMC and 3) line configuration bits to be transferred to the UART.

e) Clocks and Timing Logic

This logic includes a crystal oscillator and various counters to produce:

- 1) A line scan RLSCO-3 ORed with RD1-4 to produce GLSCO-3.
- 2) Timing and clocks for the control logic (clock A, clock C, etc.).
- 3) 13 baud rate clocks of which eight will be used by the AMLC in any one configuration.
- f) Line Interface Logic

This logic consists of 16 UARTs and associated logic to enable transmission of mark or space characters, select one of eight clocks, and loop the transmit data to the receive input. Also included are one data set control bit and one data set sense bit per line.

*UART = Universal Asynchronous Receiver/Transmitter

g) <u>Control Logic</u>

This logic takes the outputs of the UART Status Register and the control bits from RAMC and decides what action to take, i.e., DMT request for next transmit character, DMT input to clear CPU dedicated cell is a valid character received from CPU, or DMA/DMC inptu to CPU with a received character at line status condition. This logic also writes new configuration and line control words when the I/O flag (FIOBY) is set.

h) UART Status Register

This is a 6-bit register used to hold UART status for use by the control logic. Bits shored are: Receive Data Available; Receive Data Parity Error; Receive Data Framing Error, Overrun Flag; Transmit Buffer Empty.

i) Received Data Register

Used to store Received Data from UART.

Asynchronous multiline controller (AMLC) for type 103/202 data sets



Asynchronous multiline controllers (AMLC) for direct-connected devices

Asynchronous Mul 5052: 7.5 amps @ 5 5054, 5075: 9.1 amp AMLC uses one D DMC channel for i one DMT channel	Male EIA * *103F Data Se * * CBL1469-001 (30') CBL1470-001 (30') • Female EIA CBL1457-001 (30') • CRTs and o • CBL1458-001 (6") • CBL1458-001	tts (6") ther EIA-compatible devices Character Printer (including 3127) and CRTs with erface
Туре	Description	Prerequisite
5052 5054 5075 CBL1469-001 CBL1470-001 CBL1457-001 CBL1456-001 CBL1458-001 Kit 1421	 AMLC for direct-connected devices: RS232-C/CCITT V24, eight lines. AMLC for direct-connected devices: RS232-C/CCITT V24, 16 lines. AMLC for direct-connected devices: eight lines @ 20 ma, plus eight lines @ RS232-C/CCITT V24. Cable from AMLC to four male EIA connectors (30'). Cable from AMLC to four female EIA connectors (30'). Cable from AMLC to four 4-wire spade lug terminations (30'). Cable adapter from male EIA to female EIA (6"). Cable adapter from female EIA to character printer (6"). Rear edge connector kit with pins and mtg. hdwr. 	Any Prime CPU with DMC/DMT Any Prime CPU with DMC/DMT Any Prime CPU with DMC/DMT None None None None None None None None
Notes: Cables and conn ordered separate CRTs (3129) pu CBL1470-001 (c Teletypes (3101) cable CBL1457- Character print adapter cable C! See page 20 for c	ector kits are not included in the price of the AMLC and must be ely. rchased from Prime for use with AMLC are provided with cable one cable per four CRTs). -3105) purchased from Prime for use with AMLC are provided with 001 (one cable per four Teletypes). er (3127) purchased from Prime for use with AMLC is provided with BL1458-001. erable signal/connector pin list.	

Cable signal/connector pin list for serial devices and data sets

	PORT #1 (J1)				PORT #2 (J2)				PORT #3 (J3)					PORT #4 (J4)										
	Transmit	Receive	Control	Status	Ground	Jumper	Transmit	Receive	Control	Status	Ground	Jumper	Transmit	Receive	Control	Status	Ground	Jumper	Transmit	Receive	Control	Status	Ground	Jumper
CBL1449-001	3	2	4	5	7		3	2	9	11	7	$\begin{bmatrix} 6\\8\\20\end{bmatrix}$	3	2	9	4 5 8 20	7		3	2	9	$\begin{bmatrix} 4\\5\\6\\20\end{bmatrix}$	7	
CBL1224-001	3	2			[7 [1]	$\begin{bmatrix} 4\\5\\8\\20\end{bmatrix}$	3	2			$\begin{bmatrix} 7\\1\end{bmatrix}$	$\begin{bmatrix} 4\\5\\8\\20\end{bmatrix}$	3	2			$\begin{bmatrix} 7\\1\end{bmatrix}$	$\begin{bmatrix} 4\\5\\8\\20\end{bmatrix}$	3	2			[7] [1]	4 5 8 20
CBL1430-001 CBL1453-001 CBL1297-001 CBL1457-001		$\begin{array}{c} \checkmark \\ \checkmark \\ \checkmark \\ \checkmark \\ \checkmark \\ \checkmark \end{array}$												$\sqrt[]{}$						$\sqrt[]{}$.4	
				√ =	Lug	term	inati	ion, s	signa	l&g	round	l pair	:											
									***		<u> </u>													
		Transmit Data	Receive Data	Request to Send	Clear to Send	Data Set Ready	Signal Ground	Data Carrier Detect	Transmit Clock	Receive Clock	Data Terminal Ready	Signal Quality Detect	Speed Select	Supervisory Trans. Da	Supervisory Rec. Data	Terminal Busy	Spare	Send New Sync.						
		F	Т	F	Т	Т		Т	Т	Т	F	Т	F	F	Т	F	F	F	r	` = t	:0, F	= fr	om C	PU
CBL1258-001 J1-J4		2	3	4	5	6	7	8			20			$\begin{bmatrix} 11\\ 14 \end{bmatrix}$	$\begin{bmatrix} 12 \\ 16 \end{bmatrix}$	25			С =	= Co	onti	°01		
CBL1469-001 .I1I4		2	3	4C	5 S		7							<u> </u>	<u> </u>	·			S =	= St	atı	15		
CBL1470-001 J1-J4		3	2	$\begin{bmatrix} 4 \\ 5 \end{bmatrix}$	$\begin{bmatrix} 4 \\ 5 \end{bmatrix}$		7	$\begin{bmatrix} 8\\20\end{bmatrix}$	S		$\begin{bmatrix} 8\\20 \end{bmatrix}$	s					9 C							
CBL1471-001 J1, J2		2	3	4	5	6	7	8	15	17	20	21	23											
CBL1472-001		2	3	4	5	6	7	8	15	17	20			* ****										
CBL1456-001		3	2	$\begin{bmatrix} 4 \\ 5 \end{bmatrix}$	$\begin{bmatrix} 4 \\ 5 \end{bmatrix}$		7	8			$\begin{bmatrix} 8\\20 \end{bmatrix}$			-			9		Ada	pts (CBL:	1469-	001	
CBL1458-001		3	2		<u> </u>	$\begin{bmatrix} 6\\ 8\\ 20 \end{bmatrix}$	7	6 8 20			6 8 20				11		9		Ada to c	pts (hara	CBL:	470- print	001 er	

 $except \ lug \ terminations, \ are EIA-compatible. Use this table to determine if cable$

modifications are necessary to handle specific user devices.





NOTE I ; MODEL 5054 IS IDENTICAL EXCEPT IT REQUIRES FOUR CABLES TO SERVICE SIXTEEN LINES.



LINE # / AMLC CONNECTOR & PIN #.															
0	ı	2	З	4	5	6	7	8	9	10	11	12	13	14	15
C15	C17	CII	ଧ୍ୟ	D15	D17	DII	DI3	EIS	EI7	EII	Eß	FIS	F17	FII	FI3
دى	C7	с5	C۱	D9	D7	D5	DI	E9	E7	ES	E١	F۶	F7	FS	FI
C16	C 18	CI2	C14	DIL	D18	DIZ	D4	E16	E18	EI2	E)Ą	F16	FI 8	ยร	EI4
C33	C35	C3 9	C41	D33	D35	D39	D41	E33	E35	E39	E41	F33	F35	F39	F4I
c29	C27	C25	с23	D29	D27	D25	D23	E29	E27	E25	E23	F29	F27	F25	F23
	0 CI5 CI5 C33 C29	0 1 CI5 CI7 C9 C7 C16 C18 C33 C35 C29 C27	Lin 0 1 2 C15 C17 C11 C9 C7 C5 C16 C18 C12 C33 C35 C39 C29 C27 C15	LINE 3 0 1 2 3 CI5 CI7 C11 C13 C9 C7 C5 C1 C16 C18 C12 C14 C33 C35 C39 C41 C29 C27 C15 C23	LINE # 0 1 2 3 4 C15 C17 C11 C13 D15 C9 C7 C5 C1 D9 C16 C18 C12 C14 D4 C33 C35 C39 C41 D33 C29 C27 C25 C23 D29	LINE # / AN 0 1 2 3 4 5 CI5 CI7 C11 C13 DI5 DI7 C9 C7 C5 C1 D9 D7 C16 C18 C12 C14 D16 D18 C33 C35 C39 C41 D33 D35 C29 C27 C25 C23 D29 D27	LINE # / AMLC 0 1 2 3 4 5 6 CI5 CI7 C11 C13 D15 D17 D11 C9 C7 C5 C1 D9 D7 D5 C16 C18 CI2 C14 D46 D18 D12 C33 C35 C39 C41 D33 D35 D39 C29 C27 C15 C23 D29 D27 D25	LINE # / AMLC C 0 1 2 3 4 5 6 7 CI5 CI7 CI1 C13 DI5 DI7 DI1 DI3 C9 C7 C5 C1 D9 D7 D5 D1 C16 C18 C12 C14 D46 D18 D12 D4 C33 C35 C39 C41 D33 D35 D39 D41 C29 C27 C25 C23 D29 D27 D25 D23	LINE # AMLC CON 0 1 2 3 4 5 6 7 8 CI5 CI7 C11 C13 DI5 DI7 DI1 DI3 E15 C9 C7 C5 C1 D9 D7 D5 D1 E9 C16 C18 C12 C14 D16 D18 D12 D44 E16 C33 C35 C39 C41 D33 D35 D39 D41 E33 C29 C27 C25 C23 D29 D27 D25 D23 E29	LINE # / AMLC CONNEC 0 1 2 3 4 5 6 7 8 9 CI5 CI7 CI1 CI3 DI5 DI7 DI1 DI3 EIS EI7 C9 C7 C5 C1 D9 D7 D5 D1 E9 E7 C16 C18 CI2 CI4 D16 D18 D12 D4 EI6 E18 C33 C35 C39 C41 D33 D35 D39 D41 E33 E35 C29 C27 C25 C23 D29 D27 D25 D23 E29 E27	LINE # / AMLC CONNECTOR 0 1 2 3 4 5 6 7 8 9 10 CI5 CI7 CI1 CI3 DI5 DI7 DI1 DI3 EIS EI7 EI1 C9 C7 C5 C1 D9 D7 D5 D1 E9 E7 E5 C16 C18 CI2 CI4 D46 D18 D12 D14 E16 E18 E12 C33 C35 C39 C41 D33 D35 D39 D41 E33 E35 E39 C29 C27 C15 C23 D29 D27 D25 D23 E29 E27 E25	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	LINE # / AMLC CONNECTOR & 0 1 2 3 4 5 6 7 8 9 10 11 12 CI5 CI7 C11 C13 DI5 DI7 DI1 DI3 EIS E17 E11 E13 F15 C9 C7 C5 C1 D9 D7 D5 D1 E9 E7 E5 E1 F9 C16 C18 C12 C14 D16 D18 D12 D4 E16 E18 E12 E14 F16 C33 C35 C39 C41 D33 D35 D39 D41 E33 E35 E39 E41 F33 C29 C27 C25 C23 D29 D27 D25 D23 E29 E27 E25 E23 F29	LINE # / AMLC CONNECTOR & PIL 0 1 2 3 4 5 6 7 8 9 10 11 12 13 CI5 CI7 C11 C43 DI5 DI7 DI1 D13 E15 E17 E11 E13 F15 F17 C9 C7 C5 C1 D9 D7 D5 D1 E9 E7 E5 E1 F9 F7 C16 C18 C12 C14 D16 D18 D12 D14 E16 E18 E12 E14 F16 F18 C33 C35 C39 C41 D33 D35 D39 D41 E33 E35 E39 E41 F33 F35 C29 C27 C25 C23 D29 D27 D25 D23 E29 E27 E25 E23 F29 F27	LINE # $/$ AMLC CONNECTOR & PIN # 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 CI5 CI7 C11 C13 D15 D17 D11 D13 E15 E17 E11 E13 F15 F17 F11 C9 C7 C5 C1 D9 D7 D5 D1 E9 E7 E5 E1 F9 F7 F5 C16 C18 C12 C14 D46 D18 D12 D14 E16 E18 E12 E14 F16 F18 E12 C33 C35 C39 C41 D33 D35 D39 D41 E33 E35 E39 E41 F33 F35 F33 C29 C27 C15 C23 D29 D27 D25 D23 E29 E27 E25 E23 F29 F27 F25

NOTE 2, FOR OTHER ASSIGNMENTS OF DATA SET STATUS (E) AND DATA SET CONTROL (B) MODIFICATIONS MUST BE MADE TO THE CABLE BY REMOVING & REASSIGNING PINS. 2





AMLC

- DSC.

Image:	•	y	2		1	
1 1			LTR DAT	E REVISION	DR. CK.	1
End End East <		1 8 1	1 1 1 1	1 1 1 1	1 8 1	- 27 -
Image: Product of the state of the		CF3 C	F2++CF1++CE3++CE2++CE	$\underbrace{i^{+}_{+}}_{i^{+}_{+}} \underbrace{c_{02}}_{+} \underbrace{c_{01}}_{+} \underbrace{c_{01}}_{+} \underbrace{c_{03}}_{+} c$		1
Image: Second and the state count and the s		10 7			14 9	
CPUM STRE CPUM STRE <t< td=""><td></td><td></td><td></td><td>59 </td><td></td><td>D</td></t<>				59 		D
MARE INF PLATE COMP AND MARE INF STRE COMP AND VEX.05.7 CLT 20 VEX.077 CLT 20 <		· · · · · · · · · · · · · · · · · · ·	(PIN	SIDE)		
1 CUMMA (2012) C212 C222	4	NAME DIASITE CONN PIN	V NAME DIPSITE CONN PIN	NAME DIP SITE CONN PIN	NAME DIPSITE CONN PIN	
Colorate Color Colorate Color Colorate Co	1	GU371V CC1-7 CC-2	GD27P CC3-3 CD-2	DSCII+ CE1-13 CE-1 GD16N CE1-14 CE-2	DSC15+ CF1-9 CF-1 GD02L CF1-10 CF-2	-
Disclet Disclet Construction		DSCSA + CC1-6 CC-3 GDIAN CC1-5 CC-4	DECEA+ CC3-2 CD-3	DSCSA + CE1-15 CE-3 GDIEN CE1-16 CE-H	DSCSA+ CF1-11 CF-3	• • •
1 122274, 462-70 6C-64 12027, 12027, 1202 12027, 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027, 12027 12027,	1	D3C 62+ 661-9 66-5	DSC06+ C01-8 CD-5	DSC10+ CE1-4 CE-5	DSC 14+ CF1-13 CF-5	·
C02777 CC127 CC272 CC272 <t< td=""><td>4</td><td>237N (C1-10 CC-6 $25C_0 + CC1-11$ CC-7</td><td>$\frac{(a)27P}{3605+(0)1-6} = \frac{CD-6}{CD-7}$</td><td>GD16N CE1-3 CE-6</td><td>GD02L CF1-14 CF.6</td><td>1</td></t<>	4	237N (C1-10 CC-6 $25C_0 + CC1-11$ CC-7	$\frac{(a)27P}{3605+(0)1-6} = \frac{CD-6}{CD-7}$	GD16N CE1-3 CE-6	GD02L CF1-14 CF.6	1
C2::::::::::::::::::::::::::::::::::::	1	GD37N CC1-12 CC-8	GD27P CD1-5 CD-8	GDIGN CE1-1 CE-8	GD02L CF1-16 CF-8	
Прилод Среди Сонит Прилод Салада Сонит	4	CD37N CC1-14 CC-10	$\frac{DSCO4+C01-9}{CD27P}C01-10 C0-10$	DSCO8+ CE2-8 CE-9	DSC12+ CF1-4 CF-9	1
CDC25 CC1/4 CONT	7	TDAT02-CC1-15 CC-11	TDAT06- CD1-11 CD-11	T.DATIO- CE2-6 CE-11	TDATI4- CF1-2 CF-11	.
General Construction Construct Construct Construct Construct Construction Construction Construc	~	GD450 CC1-16 CC-12 TDATC3-CC1-4 CC-13	GD35F C01-12 CD-12 T DATO7- C01-13 CD-12	GD20P CE2-5 CE-12 T DATU- CE2-9 CE-12	GDIDP. CF1-1 CF-12	1
T Britler Col-2 CC-12 T Britler Col-12 Col-14	1	GDASP CC1-3 CC-14	GD35P CD1-14 CP-14	GD22P CER-10 CE-14	GDIOP C12-7 CF-14	}
Thype Lesser Correl Thype Lesser Correl C	-	T DATO - CC1-2 CC-15	GD35P C01-15 C0-15	T DATOS- CE2-11 CE-15	TDAT12- C12-6 CF-15	
ULLPAP: dc227 CC218 L20287. CC217	1	TDAT01-CC2-8 CC-17	7 DAT05- CD1-4 CD-17	TDAT09- CE2-13 CE-17	TDAT13- CF2-9 CF-17	
GLENN CC2:S CC2:S <t< td=""><td>-</td><td>DSC38+ CC2-6 CC-19</td><td>DSCSE+ C01-2 C0-19</td><td>GD 20P CE2-14 CE-18 DSCSB+ CE2-15 CE-19</td><td>GD10P C12-10 CF-18 DSCSB+ CF2-11 CF-19</td><td></td></t<>	-	DSC38+ CC2-6 CC-19	DSCSE+ C01-2 C0-19	GD 20P CE2-14 CE-18 DSCSB+ CE2-15 CE-19	GD10P C12-10 CF-18 DSCSB+ CF2-11 CF-19	
 	7	GDIEN CC2-5 CC-20	SDIEN (01-1 C0-20	50'SN CE2-16 CE-20	GDIEN CF2-12 CF-20	
	_	SDIEN (C2-10 (C-22	GD:8N CD2-7 CD-22	DSCSC+ CE2-4 CE-21 GDIBN CE2-3 CE-22	DSCSC+ CF2-13 CF-21	
County		DS503+ 102-11 CC-23	DSS07+ C02-6 C0-23	DSSII+ CE2-2 CE-23	DSSIS+ CF2-15 CF-23	
CDA1P CC2-14 CC2-26 GD22P C22-16 CP2-27 CF2-26 CD22P C22-27 CF2-27		DS02+ CC2-13 CC-25	D3506+ CD2-9 CD-25	6D16P CE2-1 CE-24 DSS10+ CE3-8 CE-25	GDOOP CF2-16 CF-24 DSSI4+ CF2-4 CF-25	
22201 Г. 202-76 222-76 222-77 222	-	GD41P CC2-14 CC-26	GD29P CD2-10 CD-26	1.DIGP CE3.7 CE-26	GDOUP CF2-3 CT-26	
D::::::::::::::::::::::::::::::::::::		GD41P CC2-16 CC-28	GD23P CD2-12 CD-28	DSS 31+ CE3-6 CE-27 GDIGP CE3-5 CE-28	DSS13+ CF2-2 CF-27	4
Image: Construction of the second		DC: D0+ CC2-4 CC-29	55524+ CD2-13 CD-23	D5508+ CE3-9 CE-27	D5512+ CF3-8 CF-29	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		DSCSD+ CC2-2 CC-31	DSCSD+ CD2-15 CD-31	DSCSL+ CE3-11 CE-31	DECID+ CF3-6 CF-30	13
GDA3P CC-3 CC-3 CD-3 CD-4	-	GDIEN CC2-1 CC-32	GDIBN CD2-16 CD-32	SDIBN (63-12 (6-32	GDI8N CF3-5 CF-32	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$.]	GDAEP (C3-7 CC-34	-D31P CD2-3 CD-34	GDISP CE3-14 CE-34	GD0812 CF3-10 CF-34	-
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	-	$R_{2}^{3} + T_{0} - C_{2}^{3} - 6 - C_{2}^{3} - 35 - C_$	PDATOS- CD2-2 CD-35	ROATU1- CE3-15 CE-35	PDATI3- CF3-11 CF-35	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		ADF 44- CC3-9 CC-37	ADRAA- CF1-8 CD-37	ADRAA- CE3-4 CE-37	ADRAA- CT3-13 CF-37	
Gb43P CC3-72 CC-40 Gb31P CAL-S CP-40 Gb43P CC3-73 CC-41 Gb21P CAL-S CP-40 Gb12P CE-31 CE-40 Gb21P CF-30 CF-40 Gb21P CF-40 Gb21P CF-40 Gb23P GF-40 Gb23P CF-40 Gb23P GF-40 Gb23P GF-40 Gb23P GF-40 Gb23P GF-40 GF-40 <td< td=""><td>-</td><td>GD45L CC3-10 CC-38</td><td>3045L CE1-7 CD-38 RDATCH- CE1-6 CD-39</td><td>GD45L (E3-3 CE-38</td><td>GD45L CF3-14 CF-38</td><td>ġ.</td></td<>	-	GD45L CC3-10 CC-38	3045L CE1-7 CD-38 RDATCH- CE1-6 CD-39	GD45L (E3-3 CE-38	GD45L CF3-14 CF-38	ġ.
$\frac{RDATC2-CC3-r3}{ADRAB-CC3-r4} \underbrace{CC-41}_{CC-42} \underbrace{RDATD2-CE1-20}_{ADRAB-CE1-10} \underbrace{CD-42}_{ADRAB-CF1-6} \underbrace{RC3-r4}_{CE-42} \underbrace{CF-41}_{ADRAB-CF1-6} \underbrace{CF3-4}_{CF-42} \underbrace{CF-41}_{ADRAB-CF1-6} \underbrace{Cr3-5}_{CF-42} \underbrace{CF-42}_{GD45L} \underbrace{ADRAB-Cr3-5}_{CF-42} \underbrace{CF-42}_{GD45L} \underbrace{ADRAB-Cr3-5}_{CF-42} \underbrace{CF-42}_{GD45L} \underbrace{Cr3-5}_{CF-42} \underbrace{CF-42}_{CF-42} \underbrace{CF-42}_{GD45L} \underbrace{Cr3-5}_{CF-42} \underbrace{CF-42}_{CF-42} \underbrace{CF-42}_{GD45L} \underbrace{Cr3-5}_{CF-42} \underbrace{CF-42}_{CF-42} \underbrace{CF-42}_{GD45L} \underbrace{Cr3-5}_{CF-42} \underbrace{CF-42}_{CF-42} \underbrace{CF-42} \underbrace{CF-42}_{CF-42} C$		GD43P CC3-12 CC-40	(1231P CE1-5 CD-40	2D 18P CE3-1 CE-40	GDCEP CF3-16 CF-40	d .
ADRAB- CC3-/S CC-43 ADRAB- CC3-/S CC-43 GD45L CC3-/G CC-44 GD45L CC3-/G CC-44 GD45L CC3-/G CC-47 GD45L CC3-/G CC-47 GD45L CC3-1 CF-47 GD45L CF3-1 CF-47 GD45L	-	AD+3P CC3-13 CC-41	RDAT07- CE1-9 CD-41	RDATH- CF1-8 CE-41	20AT15- CF3-4 CF-41	
MATERIAL DWN PRIME COMPUTER, INC. NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMALC		ADRAB - CC3-15 CC-43	ADRAB- CE1-11 CP-43	ADRAB- CF1-6 CE-43	ADRAB- CF3-2 CF-43	-
MATERIAL DWN PRIME COMPUTER, INC. NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMLC	-	GD45L (C3-76 CC.44	GD45L CE1-12 CD-44	GD45L CF1-5 CE-44	GD45L CF3-1 CF-44	
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMILC						B
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMILC		с. н. К		· · ·		•
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMILC	3				-	10
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMLC					5.	•
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. A UNLESS OTHERWISE SPECIFIED ENG. AMILC						
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMLC						
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. UNLESS OTHERWISE SPECIFIED ENG. AMLC						•
MATERIAL DWN PRIME COMPUTER, INC. CHK NATICK, MASS. A UNLESS OTHERWISE SPECIFIED ENG. AMLC		· · · · · · · · · · · · · · · · · · ·			-	
CHK NATICK, MASS. A UNLESS OTHERWISE SPECIFIED ENG. AMLC		MAT	LRIAL DWN	PRIME C	OMPUTER, INC.	1
UNLESS OTHERWISE SPECIFIED ENG. AMLC			СНК	NA	TICK, MASS.	A
	d G	UNLE	ESS OTHERWISE SPECIFIED ENG.	AN AN	1LC	

CONNECTOR SIGNAL NAME LIST -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES JXX JXXX ANGLES ±.02 ±.005 ± 2/2° APPRD ANGLES SCALE SHEET 38 OF β β 2 - , t 1 •

٩

•

4